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Abstract
A new approach for transient analysis of nonlinear circuits based on the nonlinear device state
variables and power waves at their ports is described and implemented in a free circuit simulator
named ¡REEDA. The analysis is formulated in terms of power wave quantities instead of voltages
and currents. The circuit is partitioned into linear and nonlinear parts and a relaxation approach
is used to decouple the calculations in each part. The wave equations are combined with the
parameterized nonlinear device models already available in fREEDA. A direct consequence of
iterating power waves is that iterations can never diverge to infinity. Another potential advantage
of this approach is that no large matrix decompositions are necessary at every time step. Many
of the calculations in this approach can be performed concurrently, so the method could be
implemented in a parallel computer system easily.
This thesis covers the theoretical background, literature review and formulation of the pro-
posed method. Convergence conditions are analyzed. Modifications to improve the robustness
and convergence rate of the relaxation approach are investigated. Simulation results of sev-
eral circuits containing both single and multiple port nonlinear devices are used to evaluate the
performance of the proposed approach. Finally the road map for future work is presented.
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Chapter 1
Introduction
1.1 Objectives and Motivations of The Presented Study
Circuit-level simulation of large circuits is a challenging task in terms of memory and CPU
time. Nonlinear circuit elements add more complexity to the simulation because of the solution
of system of nonlinear algebraic equations and/or differential equations. It is thus of great
interest to find efficient simulation methods. The objective of the research presented in this
thesis is to investigate the performance of a transient analysis based on fixed-point iterations of
wave quantities. His long-term objectives are to develop a robust and efficient parallel circuit
simulator for nonlinear circuits that can exploit both computer clusters and multi-processors for
higher performance over sequential circuit simulators.
Transient Analysis employs time-domain techniques to simulate circuits. The utmost advan-
tage of transient analysis compared to other techniques is it's capability to handle very strong
nonlinearities of large circuits. The fact that small time steps can be used in time-domain inte-
gration makes this analysis robust [50] . So transient analysis is a promising start to evaluate the
theory of nonlinear circuit analysis based on power waves.
The transient analysis formulation presented in this work is based on fixed-point iterations
of power waves at the nonlinear device ports. The greatest advantage of this approach compared
to the traditional fixed-point iteration approaches using voltages and currents is that iterations
can not diverge to infinity. This property is the direct consequence of using power waves and
is very convenient because it assures physically meaningful excitations to the device models and
iterations never go out of control. Steady-state oscillations in the error function are observed
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if iterations are not convergent. One objective of this work is to demonstrate this property
for circuits with different nonlinear elements. Another objective is to make those sequences
showing steady-state oscillations convergent to the appropriate solution i.e. guarantee the local
convergence.
Numerical methods based on Newton's method require the solution of a set of simultaneous
linear equations [3]. A matrix decomposition of a large Jacobian matrix is required at each New-
ton iteration. In his current implementation, it is not required to decompose a large Jacobian
matrix in each iteration, instead, system equations are decoupled to each nonlinear device and
the numerical calculations for this dissociated approach can be performed concurrently, so the
proposed approach can readily be implemented in parallel computer system to reduce the simu-
lation time to a greater extent. Thus the proposed approach could be efficient for large circuits.
1.2 Original Contributions
Previously, the proposed techniques in the literature use wave quantities instead of voltages
and currents for transient simulation of circuits in the framework of Wave Digital Filter (WDF)
theory [I]. Fiedler et al in [4] employed this approach of WDF theory to simulate power elec-
tronic circuits. Some other related works are [30, 55, 5]. But this theory was implemented most
of the time for linear circuit elements and a small collection of simple nonlinear elements. C.
E. Christoffersen in [12] proposed a transient analysis formulation based on relaxation of power
waves at the ports of nonlinear devices, which allows easy inclusion of complex multi-port non-
linear devices. The use of power waves guarantees that at all iterations, nonlinear devices are
excited with a physically meaningful input, i.e., the amount of power transmitted to nonlinear
devices is bounded. There is little work in the literature exploring this idea. In the presented
work the method proposed in [12] is further developed for faster convergence in a wider variety of
circuits with parameterized nonlinear device models and implemented in the fREEDA simulator.
The introduction of device modelling using parameterization developed with fREEDA can be
found in [20]. This is the first time implementation of a relaxation based approach of power
waves in a circuit simulator for transient analysis of nonlinear circuits. An approach of dissocia-
tion of the system of nonlinear power wave equations into each nonlinear device is utilized in the
presented research. The idea of decoupling system equations is common in relaxation of voltages
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and currents {e.g., [3]), but quite new for relaxation of power waves. This idea is important for
developing a parallel algorithm to solve a system of equations with nonlinearity. The idea of
parameterization of nonlinear device models using state variables was used previously for circuit
analysis in [38] , this concept is employed in the wave approach for the first time. Finally a vector
extrapolation method [16] is used for the first time in circuit analysis to improve the convergence
of relaxation methods.
1.3 Thesis Outline
Chapter 2 presents the review of all topics that are relevant for the work in this thesis. The
formulation of circuit equations using different methods along with the convergence analysis of
the methods and convergence improvements are illustrated in Chapter 3. Description of circuits
used in this work and all the simulation results with individual discussion are presented in Chap-
ter 4. General discussions and summary of the presented approach with the conclusion and the
road map for the future works are included in Chapter 5.
Chapter 2
Literature Review
This chapter presents an overview of existing works relevant to this thesis. The basic theory
of waves, passivity and a review of the WDF concept along with all other attempts of circuit
analysis using WDF theory are presented first. Next, the principles of relaxation-based transient
analysis of circuits are presented, followed by the theory for minimum polynomial extrapolation
(MPE).
2.1 Basic Theory of Waves
The theory of transmission line demonstrates the basic conception of waves. His presented
research work is based on power waves, so the transformation of voltages and currents to power
waves is explored here briefly. Besides, previous works based on waves actually used voltage
waves as parameter, so the transformation for voltage waves is also depicted here.
Let us consider a lossless transmission line with reference impedance ZB0 terminated in a
load of impedance ZBL and a sinusoidal voltage source. The sinusoidal wave travelling through
positive ? direction will be reflected from the termination. So the voltages and currents at each
point of transmission line will contain both positive and negative waves. Hence,
V(z) = V+e'3ßz + V~e+jßz (2.1)
/(?) = Zle-^_Zle+^ (22)
¿BO ¿BO













Figure 2.1: A Terminated Lossless Transmission Line
and reflection coefficient,
y+e-3ßhr
= ?^ (2.3)¿BL + ¿BQ
where, V+ and V~ are the amplitude of voltage waves through positive and negative ? direction
respectively, V and / are the steady-state voltage and current of the transmission line, ß is the
phase constant and ltr is the length of transmission line.
If ?RMs and Vrms are tne RMS values of the travelling voltage wave, then |V^~MS.|
, _ \V~
and I VRMS I = ^7|
the following equation:
V2
. So the power flowing through positive ? direction Fg can be expressed by
Pb =
2.1.1 Voltage Wave







V+ _,„,. V--jßhr v+jßlt-
JB0 'BO
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Considering zero length transmission line,
V = V+ + V-
I





steady-state voltages and currents at any node can be converted to voltage waves considering a
zero length fictitious transmission line and these voltage wave quantities can be used as param-
eters for circuit analysis. Most of the previous works exploring the idea of using wave quantities
instead of voltages and currents employed voltage waves.
2.1.2 Power Wave
Using power waves is more convenient than using voltage waves in terms of nonlinearity of
the circuit. Let us consider aamP and Òamp are the amplitude of incident and reflected power
waves to the load respectively in such a way that |o^mp|2 = —^— and |??µ?|2 = —¿— · Then¿BO ¿BO
voltage and current can be expressed as follows
V = V^Bo(aAMP + Í>AMP)
= y2ZBo{a-RMS + tiRMs) (2.7)
I = ny {o-AMP — bAMp)V ¿BO
/2
= pj [O1RMS ~ Ürms) (2-8)V ¿BO
where, clrms and Òrms are the RMS value of incident and reflected power waves respectively.
Steady-state voltages and currents can be transformed to power waves using these equations.
The idea of transformation can be extended for the instantaneous value of the quantities also.
2.2 Basic Concepts of Wave Digital Filter
WDF represents one class of digital filters that are closely related to the classical filter
networks. WDF have discrete structures that emulate an analog reference circuit which is not
required to be a filter and thus WDF theory can be applied to model any circuit. The equivalence
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between a WDF and its reference circuit from which it is derived is based on the idea of not using
voltages and currents as signal parameters but instead using so-called wave quantities for circuit
analysis [I]. WDF preserve losslessness and passivity of the reference circuit. So WDF theory
validate the application of wave quantities for circuit analysis without changing the behaviour
of the circuit. WDF are less sensitive to parameter quantization than discretization based on
voltage and current [5]. The transformation of analog reference circuit from so-called reference
domain to WDF domain is described in [I].
2.2.1 Signal-Flow Graph
The conception of signal-flow graph (SFG) is important for WDF representation of the
reference circuit, that is why a brief description of SFG is provided here. For example, SFG
of an inductor and a capacitor is presented. Continuous and discrete time equations (derived
from trapezoidal rule) for an inductor and a capacitor are as follows:
diL1(t)vL1(t) = L1- dt
=» Ui(P) = hi (P-I) + ^fKi(P) +VLi (P- I))
• ,,x r dvci(t)tci(i) = Cx-^-
=^ vci(p) = vci(p - 1) + 2^(*ci(p) + ia(p ~ I))
where, L1 and C1 are the inductance and capacitance of the inductor and capacitor respectively,
?Li, hi and va, ici are the voltages and currents across the inductor and capacitor respec-
tively, hSfg is the time step size used for discretization and ? is the discretized time points.
Corresponding SFGs are shown in Fig. 2.2.
Delay free loop (DFL) is a loop of SFG where no delay is involved. DFL is an important
term in SFG as well as WDF theory. Here, DFL is explained with a simple LC filter (Fig. 2.3).
Continuous time differential equations and corresponding discrete time equations are as follows:
VL2(O = L2^r
=>*2(p) = ¿2(P-1)+2¿"K2(P)+ VIa(P-I))

















Figure 2.3: DFL by a LC filter
CHAPTER 2. LITERATURE REVIEW 10
. iA r dvo2{t)»2(0 = C2-^-
=^vo2(p) = vo2{p - I) + ~{?2{?) ?- i2{p - I))
VL2{t) = Vi2{t) - Vo2(t)
=> vL2(p) = vi2(p) - vo2(p)
The SFG for this LC filter (Fig. 2.3) does not contain any delay in the path from input to output,
thus SFG for this circuit creates a DFL from input to output that prohibits this implementation
from being realizable.
THEOREM 2.2.1. [I) The SFG of a proper digital filter is realizable at a sampling frequency
Fi = — (Ti is the sampling interval) if and only if it satisfies the following conditions:T\
1. It does not contain any DFL.
2. The total delay in any loop (directed or not) is equal to a multiple (zero, positive, or negative)
OfT1.
2.2.2 Frequency Variable
Though this rule is basically used in HB simulation using waves, this idea (described in
[1, 4]) is presented to depict some important properties of transformation. Let, s = s + jut be
the complex frequency for reference circuit which is transferred into another complex frequency
variable, f. The simplest choice of f is the well-known bilinear transform of the z-variable [17].
? z + l
, fsT.= tanh(—)
and ? = esT (2.9)
where F = —¡ is the sampling frequency and T is the sampling interval for the digital filter. So
WDF domain referred to z-domain. From Eq. (2.9). it can be easily shown that
s = -In ?
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and from first-order bilinear approximation,
2 ? — 1s « ¿— (2.10)
From frequency warping concept it can be shown that every point on the unit circle in z-
plane, (z = ejulT) is mapped to a point on the juj axis on the s-plane and it is mapped to
¦¡/'-domain as follows:
rp
f = tan(—-), s = ju, ? = 3f (2.11)
and the mapping in different domain,
Re[^p) > 0 <=» Re(s) > 0 ^=> \z\ > 1
Rety) <0<^> Re(s) < 0 <=> \z\ < 1 (2.12)
where, -Re(-) and Im(-) denote the real and imaginary axes respectively. Frequencies on the
imaginary axes (both ¦¡/'-domain and s-domain) are mapped to the unity circle at z-domain,
left half plane and right half plane frequencies are mapped inside and outside the unity circle
respectively (Fig. 2.4).
Im ?Imís ImM
Unity Circle z- plane?- planes- plane
Figure 2.4: Mapping of frequencies in different domain
Property (2.11). implies that real frequencies in the reference domain (i.e. imaginary values
of f) correspond to real frequencies in the WDF domain (i.e. to imaginary 5) and vice versa.
property (2.12). indicates that stable reference circuits correspond to stable and causal digital
filters and vice versa.
CHAPTER 2. LITERATURE REVIEW 12
2.2.3 Signal Parameters
In classical circuit, a port is characterized by a voltage and a current and a reference port
impedance Za can be assumed for that port. Let, the instantaneous quantities for voltages
and currents are ? = v(t) and i = i(t) respectively. Then instantaneous voltage waves (wave
quantities) are defined as follows:
}( V+ + v~
V = 9 '
[? = -???-
where V+ and v~ are the instantaneous incident and reflected voltage wave quantities. These are
the extension of the definition of voltage wave depicted in Eqs. (2.5), and (2.6). This is the basic
equation of circuit analysis using voltage wave quantities, explored in all previous works based
on voltage waves.
2.3 Building Blocks
WDF realization of reference circuit is derived block by block i. e. all elements and intercon-
nections are treated individually. The transformation theory of elements and interconnections
for classical circuit from analog reference domain to WDF domain is explored in most of previous
works, an elaborate description of these transformations would be found on [I]. The basic idea
of building blocks of WDF is mentioned here to understand the procedure of circuit simulation
using this theory.
2.3.1 Transformation of Elements and Sources
Reflections from some common circuit elements are calculated in terms of incident voltage
waves in this Subsection. Reflection coefficient, defined in Eq. (2.3). will be used for this purpose.
Let us consider a resistor, a capacitor and an inductor of values R3, C3 and L3 respectively
connected to a transmission line of reference impedance Zeq, then the load impedances across
these elements are R3, and sL3 respectively. Now the reflection coefficients from thesesC3
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elements are given as follows:
Resistor, TR(s) = *3 Zeo (2.14)-G?3 + ZiEO
1 z
Capacitor, rc(s) = ^? (2.15)
5C3
Inductor, TL(s) = ^3 ~ZJ° (2.16)
Now using bilinear transform in Eq. (2.14).
1 _ ^E0
vr(p) R3
vr(p) 1 , 7^l
R3
where, ?~? and v^ are the incident and reflected voltage waves for the resistor and ? is the
discretized time points. If it is assumed reference port impedance, ZE0 — load impedance, R3,
then
Vr(P) = 0 (2.17)
So, a resistor absorbs all the waves incident to it. Similarly using bilinear transform in Eq. (2.15).
«SW _ 1 - zmc%s _ > - Z-C4M _ P +O-W^O-'-)
?,?G? f1 + *") + ?«*?,
where, t>¿ and Vq are the incident and reflected voltage waves for the capacitor and T3 is the
T3sampling interval. If it is assumed reference port impedance, Zeo = TrpTt then2C3
Vc(P) = v+(p-l) (2.18)
So incident waves are delayed by one time step after reflection from a capacitor. In the same
way, using bilinear transform in Eq. (2.16).
Ze0 2 z- 1 Z^ _ , _ -Zg0T3 ?Vl(P) _S L3 = T3Z + I L3 ={1 } 2L3 [Í + Z ]
Vt(P) s + ^o *?-?± + ? (1- ?-? + ^(I + ,-1)L3 I3Z+L L3 IL3
v+(p) 1 + ZE0C3S 1 + Zeqc3±Z--± (I + Z-I) + Ze0C '(1-z-i)I3Z + I I3



























Vffl"(W = 2e,- ? (W
Figure 2.5: Some major one port elements and their WDF domain realization
CHAPTER 2. LITERATURE REVIEW 15
where, vt and vT are the incident and reflected voltage waves for the inductor. Assuming
reference port impedance, Zeq 2L1
vl(p) = -??(?~?) (2.19)
So incident waves are inverted and delayed by one time step after reflection from an inductor.
Realization of some major one port elements in WDF domain is depicted in Fig. 2.5.
2.3.2 Circulators
Circulator is a nonreciprocal nc port (nc ^ 3) element and best described in terms of wave
quantities as follows
"til — Vu nc ?
uunc-l






Figure 2.6: WDF realization of a four port circulator
four port circulator is shown in Fig. 2.6.
2.3.3 Interconnections and Adaptors
In this Subsection the procedures are shown to transform the interconnections or the topo-
logical rules (Kirchhoff 's laws) from classical network to WDF domain. Adaptors are defined for
parallel and series connections.
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Parallel Adaptors
A three port parallel adaptor (Fig. 2.7) is used to depict the concept first and then the formula
is generalized for multiple ports. v+ is used as the incident wave to the device and v~ as the
reflected wave from the device, but from the adaptor point of view v~ is the incident wave and
V+ is the reflected wave, so the solid and dashed waves are interchanged here. The equations for
incident and reflected waves at port 1 are as follows:
Vp ? ~ VP1 + "PI1Pl
? ? Pl Pl V 1 (2.20)
where, vp, is the voltage across port r and iPr is the current through that port of parallel
connection, ZPr is the reference impedance of that port , u+ and v~ are the incident and





VP 3 ~~ VP3 "*" ^P3lP3








¦??. ' ??-k. M-JVV
Figure 2.7: WDF domain realization of 3 port parallel adaptor
From Kirchhoff's law, it can be expressed that ?.Pl JP2 Vp3 and ip, -r Ip2 ~r Ip3 — U.
Eliminating v.P1, Vp2, Vp3, Ip1, Ip2 and iP3 from Eqs. (2.20), (2.21), and (2.22), the expressions
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for the reflected waves can be found from the adaptor,
2 2
v+ = J-?! v- + hi v- .1W 1 1 IPi+I 1 1 ? 2 +








v+ = tn v- + TP2 - .UV2 1 1 1 ? 1 1 1 1 ? 2
~7 7 7 7 7 ~7
JUPI ZJp2 ZJp3 /Jp1 ¿Jp2 ZJp3
2
«p"»-«p, (2·23)
Zp3 v, - «,-, (2-24)1 1 1 ? 3 ? 2
7 7 7
zjpi ZJp2 "°P3
?+ = hi v- + hi y- +up 3 1 1 IP il 1 IP 2 ^
"7 7 "7 7 7 7^p1 ^p2 zjp^ zjpi zjp2 nP3
2
_l_ j* _i_^s - V3 (2·25)
7 7 7^P1 ZJp2 ZJp3
The concept can be generalized for multiple port parallel adaptor (Fig. 2.8). According to
Kirchhoff's law,
vPl = VP2 = ¦ · · = VPr = · · · = Vpm, Ip1 + lp2 + ¦ ¦ ¦ + lPr + ¦ ¦ ¦ + lPm — U
where r = 1,2,3,. . . , m and m is the number of ports in the adaptor.
So the reflection from port r in parallel adaptor can be expressed as follows:
<r = V0-V, (2-26)




"V v."' V Z
~*-y/\T
Figure 2.8: WDF domain realization of m port parallel adaptor
where, jr is the adaptor coefficient for port r in m parallel ports and defined as,
2
Ir ZPr~V I G1 J 1
7 7 7
JP\ iJV2 Pm
An important property of parallel adaptor is that any one port of a parallel adaptor can be
made reflection-free. Let's say port m is reflection free, i.e.,
7m = 1






The corresponding reflection from port m of parallel adaptor (i.e., incident wave to the device
connected to port m) can be derived From Eq. (2.26).
P m llVp ! + 12VV 2 + · · · + Tm-I^1
The reflection from that port of parallel adaptor, v+ is independent of incident wave v~m
(or, actual reflection from the device connected to port va) and corresponding port m is called
reflection-free and the adaptor is said to be constrained. Symbolically this absence of reflection





















Figure 2.9: WDF domain realization of a parallel adaptor with np port reflection-free
is represented by a stroke at the output (Fig. 2.9). Physically Eq. (2.28). can be interpreted to
express that ZPm, is equal to the input impedance at port m if the other ports are terminated
by their respective port impedances.
Series Adaptors
For the series adaptor (Fig. 2.10) Kirchhoff 's laws can be employed as follows:
VeI + Ve2 ? V Ver ? l· Ven = 0, 'el — 'e2 "p.r
where, ver is the voltage across the port r and ier is the current through that port of series
connection, r = 1, 2, 3, . . . , ? and ? is the number of ports in the adaptor. Equations for incident
waves and reflected waves in terms of node voltages and currents are,
Ve 1 = Vel + Zsliel, Ve 1 ~~ vei ¦— Zsi%ei
Ve 2 = Ve2 ~ Z32Ie2
ve r — Ver -f- ¿srleri Ve T Ver ¿Jsr%eT
Ve n Ven -p ¿Jsnlen, Ve ? ^en ¿sn^en
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''"Tl^n ^G"
-«-v/V*
Figure 2.10: WDF domain realization of p? port series adaptor
where, Zsr is the reference port impedance at port r. Eliminating voltages and currents from
the above equations, the generalized equation for the wave reflection from a series adaptor can
be found.
Ve r - SrVe „ (2.29)
where,
?e o ^e 1 + Ve 1 + · ¦ · + Ve r + " ' " + Ve ?
2Zsr
ZS1 + ZS2 + · · · + Z3n
One of the ports in series adaptor can be made reflection-free too. Let's say port ? is the
port, so the reflection coefficient of that port is
Cn = 1
so port impedance Z3n can be expressed as follows
Z3n = Zsl + Zs2 + ¦ ¦ ¦ + ^sn-I
(2.30)
(2.31)
Similar to the parallel adaptor, reflection from that port of series adaptor, ?+? is independent of
incident wave v~ , so corresponding port ? is called reflection-free and the adaptor is said to be
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constrained. Symbolically this absence of reflection is represented by the same way as parallel
adaptor. Physically Eq. (2.31). can be interpreted to express that Z8n, is equal to the input
impedance at port ? if the other ports are terminated by their respective port impedances.
2.3.4 Scattering Matrix
There is an alternative way to calculate the reflected waves from interconnections directly
using so-called scattering matrix. It is good to realize all the connections from classical circuits
by adaptor concept as a clear view of the connections can be obtained, but for larger circuits this
concept is inefficient because a lot of calculations involved in this concept and DFLs may arise in
the WDF realization that have to be taken care of individually. The scattering matrix concept
avoids this problems. Reflections from the connections could be found in just one step using this
concept. The idea of scattering matrix is used in several works in the literature {e.g., [4, 12]).
This is described here because a similar idea is used to formulate the circuit equations in his
proposed approach. For calculating this matrix all the series and parallel adaptors are combined
and adopt any method to write Kirchhoff 's Current Law (KCL) and Kirchhoff 's Voltage Law
(KVL) equations in vector form, then node voltages and port currents are transformed to incident
and reflected waves, this vector form of wave equations are then used to calculate the reflections.
The methods, adopted here to find the KCL and KVL equations are KCL based on cut sets and
KVL based on loop sets [43]. If \q is the vector of currents and v9 is the vector of voltages, KCL
and KVL for any set of adaptors can be derived as follows:
[Q] i, = 0 (2.32)
[B]v, = 0 (2.33)
where [Q] and [B] are cut set and loop set matrices respectively. As incident waves and reflected
waves for individual ports can be obtained from individual voltages and currents, vectors of waves
can be defined as follows:
[QG] (?" -?+) = 0 (2.34)
[B] (?" +v,+) = 0 (2.35)
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where vi" and v+ are the vectors of incident and reflected voltage waves respectively and [G] is











where, [Sk] is the corresponding scattering matrix. [Q], [B] and [G] are sparse matrices (matrix
mostly contains zeros).






Figure 2.11: A simple RLC circuit to demonstrate the procedure of WDF realization
To summarize the approach, WDF realization of a simple RLC circuit (Fig. 2.11) is demon-
strated. First, graphical means of calculation of adaptor coefficients are employed and then
scattering matrix approach is applied to solve the equations derived from topological rules.
Topological rules replaced by adaptors
The circuit is converted to SFG as shown in Fig. 2.12. Signal parameters are calculated from
node voltages and currents following the procedures mentioned in Subsection 2.2.3. Sources and
elements are realized in WDF domain by the approach stated in Subsection 2.3.1. Two adaptors
(one series and another parallel) are identified in this circuit, adaptor coefficients are calculated






















Figure 2.12: WDF realization of the simple iîLC circuit with adaptors
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following the procedure as depicted in Subsection 2.3.3. Calculations of reflected waves for
adaptors are shown below:





where, ? is the discretized time points. From series adaptor,
vtxii(p) = v7xii(p)- WTzlQ
= V7xll(p) - 7 , y eXU, y tellCP) + V7xu(p) + V7xls(P))¿exil T ¿exl2 T ¿exl3
= eexl(p) - 7 , yeXU, y (eexl(p) ~ ?4l2(P - 1) + W+14(p))¿exil + ¿exl2 T ¿exl3
VÍxu{P) = V7xu(p) - ftW^lo
= Ve~xl2 (?) - 7 , y "" , y (1W (?) + Ue~xl2 (?) + Ve~xl3 (?) )¿exil + ¿exl2 + ¿exl3
= -^e+Xi2(P - 1) - 7 , y "" , y (e(p) - <xi2(p - 1) + vtxU(p))¿exil ?" ¿exl2 "G ¿exl3
^e+Xl3(P) = V7xu(P) ~ ^V7xlQ
= V7xis(p) - -y- eXl3 Oe~xll(p) + ^e-Xl2(P) + ^¡xIsCp))¿exil T ¿exl2 + ¿exl3
= Vtxli(P) - 7 , 7eXl3, 7 (eexl(p) ~ <xl2(P - 1) + V+14(p))¿exil T ¿exl2 + ¿exl3
where, C1, ç2 and Ç3 are the adaptor coefficients for the series adaptors. From parallel adaptor,
^e+Xl4(P) = 74Ve"xl4 + 75^~15 + 76^"xl6 - V~xli
= ?5?;?15{?) + 0 [·.· 74 = 1 and i£16(p) = ?]
2
= __ ?? „^(p-i)
+ 7; +
¿exl4 ¿exl5 ¿exl6
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Vtxlb O) = 74Nell4 + 75«„15 + 76Well6 - ?«15
2
I -? —««14ÍP) + -1 ^? J-*" 15(P) + 0 - «¿«i?)








p —v+M + — ^? —v+15(p - 1) - t£15(p - 1)
+
Jexl4 ^exl5 ^exl6 ^exl4 -¿exl5 -^exl6
?£?ß(?) = 74^exl4 + 7swexl5 + TeVexie - ^exie
2
? %** —v;xU{p) + — ?? —v;x15(p) + o-o [·.· ?- 16(P) = o]
+ t; + t; 7; + - +




= —1—^r——*£is(p) + ——^f5——«¿i5(p-i)
•¿exl4 ¿exl5 ¦¿'exlô ^exl4 ¿exl5 ^exl6
where, 74, 75 and 76 are the adaptor coefficients for the parallel adaptors.
Topological rules replaced by scattering matrix
Applying the Tree concept described in Chapter 4 of [43] the following linearly independent cut






























Figure 2.13: WDF realization of a simple RLC circuit with Scattering Matrix
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where, [Qexi] and [Beii] are the cut set and loop set matrices respectively. Scattering Matrix









































The general procedures for simulation of simple linear circuits by WDF theory can be sum-
marized as mentioned in [4]:
1. Initialize the devices L, C, R, . . . describing the circuit.
2. Calculate port impedances (Z1, Z2, . . . ).
3. Calculate adaptor coefficients 7 and ?, or cut sets [Q] and loop sets [B] matrices.
4. Initialize the signal variables (i.e., initial values of incident and reflected waves) with ap-
propriate values.
5. Simulate the circuit.
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2.4 Single Nonlinearity
Inclusion of nonlinear elements add complexity to WDF realization of circuits. The methods
of WDF realization described above are not sufficient for covering most of the nonlinear cases,
especially when nonlinearity is demonstrated by differential equations rather than algebraic equa-
tions [5]. Solution of multiple port nonlinear elements may lead to DFLs that must be solved in
this case also. Some considerable research has been performed to solve the nonlinear equations
by waves. First some of the works considering only one nonlinear device will be described briefly
then multiple nonlinearities will be illustrated.
2.4.1 Nonlinear Resistances
In [30], representation of a nonlinear resistance in terms of wave variables is shown by
Meerkötter et al. In this method either current in a nonlinear resistance is expressed as a
nonlinear function of voltage or voltage is expressed as nonlinear function of current. This topic
is included in literature review as the same idea of expressing nonlinearity by a nonlinear function
is used in his proposed work.
1 . Current as function of voltage
Let us assume that current through the nonlinear resistor can be expressed as a single
valued function of the voltage across it, i.e.,
where, ?? is the current through the resistor and ?? is the voltage across it which can be
any real value. So the incident and reflected waves at this voltage controlled resistance can
be expressed as follows,
"»„ = fly+(Vu)
= ?? + ??/??(??)
and
?? = fly-M
= ?? — ??/??[??)
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where, ?? is the reference port impedance. If /??+ has an inverse, f\vl defined on the real
axis, then reflected waves can be expressed as function of incident waves as follows,
^u = 0i„-(O
The unique invertibility of /i„+, i.e. the existence of fi~+, is not only a sufficient but also
a necessary condition to express v~ as a function of v*. In fact, if /??+(??\) — /??+(??2)
did not indicate ??1 = ??2, it would be found that /??-(??1) f /??-(??2). ?"+1 will exist
if /??+ is strictly monotonie. To guarantee the strict monotonicity of f\v+, the reference
impedance, ?? has to be chosen such that
either
— > - inf
¿u ??1^?„2 ??2 — ???
or
1 ^ fUj{Vu,2) - fu,j(,Vul)—- < - sup
¿? ??1f?^2 ??2 ??1
2. Voltage as function of current
Similarly, assuming that voltage ?? can be expressed as a single valued function of the
current ??, i.e.,
^U = JuIvV1M)
where ?? can be any real value. So the incident and reflected waves at this current controlled




~ JUJvV1U ) ¿u^u.
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If ¡2V+ has an inverse, f^vl is defined on the real axis, then reflected waves can be expressed
as function of incident waves as follows,
VZ = 92v-(Vu)
= ????????))
Similarly, the strict monotonicity of ¡2V+ and thus it's invertibility will be guaranteed by
meeting the following criteria,
either
7 ^ _ ¦ f ???\}?2? ~ ???{^??)
or
/7 ???\}?2? ~ ???\}??)¿? <¦ ~~ SUP : :
For example, digital model of Chua's circuit (Fig 2.14) is presented in [30]. The only nonlin-
ear element in this circuit is a nonlinear resistor (Rch) having the following current — voltage
characteristics (shown in Fig. 2.15):
ich = B1VCh + ^(B2- B1)(IvCh + vcho\-\vch- vchol) (2-37)
where, %ch is the current through the nonlinear resistor, vch is the voltage across the resistor.
Bl = —500 ßS, B2 = —800 µ? and vCho = 1 ^- Values of the linear elements are given by
Cch2 = 5-5 nF, Rch3 = ??28? O, LChi = 7.07 mH, CCh5 = 49.5 nF. WDF realization of this
circuit is shown in Fig 2.14. Port impedances and Reflection coefficients are calculated according
to the procedure mentioned previously by taking Teh = 10 µß.
Port impedance of the port connected to nonlinear resistor is calculated such a way to make
it reflection-free. The calculated value is given by
Zch = 569.2 O




0ivch + ?(ß2 - Qi)(Hh + vcho\ - \vch - vch0\) (2-38)2
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RCh3
-^/VW f-
















Figure 2.15: current — voltage characteristics of Nonlinear resistor [30]
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Wave Characteristics
Vrh (V)
Figure 2.16: Plot of wave characteristics of Nonlinear resistor defined by Eq. (2.38).
where,
^1 = ? , ? 7— = 1-7956, Q21 + t)i¿Chl ] ^ fZ7Chl = 2-6722, v+hQ = vCh0(l + B2ZcH1) = 0.5447K1 + U2Achi
2.4.2 Nonlinear Elements Treated as Switch
In Ref [4] nonlinear devices are treated as switch because for many Power Electronics applica-
tions only switches are important as nonlinear device. This topic is included here to demonstrate
the efforts to simulate the nonlinear devices using WDF concept. Switches are distinguished
between controlled and uncontrolled devices as mentioned in Ref [4].
1. Transistors like insulated gate bipolar transistors (IGBTs) or MOSFETs are the members
of controlled devices. These elements are used as fast switches and probably described as
time varying but linear resistor.
2. Most important uncontrolled devices in power electronics are diodes. External switching
signals can not control their states (on or off).
The following function is used to describe the rectifying property of a diode,
i? = Ídí(vz)
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where, iz is the current through the diode, vz is the voltage across the diode and rectifying
property is denoted by function fDi. The diode is assumed as incremental passive [2] here.
For simplicity the function describing a diode is chosen as
= fDi(V?)
if vz > 0
if ?? < 0
Rld < R.SD
Thus a diode is expressed as a resistance Rm with a low value Rld when conducting {i.e., voltage
across the diode is positive) and if the diode cuts off Rm is set to a resistance Rsd of high value.
In practise, this model is too simple for the network containing many diodes.






Figure 2.17: WDF realization of a diode treated as switch
^z + ZDxiz
vz + ZDifDl(vz
VZ + g^ if vz > 0
if vz < 0
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and
vz = vz - ZDiiz
= vz- ZDifDl{vz)
Vz - Ì^vz if vz > O
Vz - f^vz if vz < O
where, Zdì is the reference port impedance. From the above two equations the expressions for
the reflection can be found,
v, =
Rld-Zd% v+ if ?+ > 0
^D~ïPivt if vi < 0K-SD+^Di z *
— |??|, if Rld = 0 and Rsd ~^ oo
2.5 Multiple Nonlinearity
In the previous section, some explorations on WDF realization concerning nonlinearity of cir-
cuit elements are demonstrated. But all these methods are restricted to single nonlinearities only.
The delay-free feedback of the nonlinear element may result in DFLs for multiple nonlinearities
that must be avoided or solved for the realization of whole circuit in WDF domain. Methods
were proposed in [53] and [22] to eliminate DFLs caused from multiple nonlinearities. These
methods are based on simultaneous computation (or precomputation) of all possible reflections
given all possible incident waves from all nonlinear device ports. These approaches are useful
for circuits with small number of nonlinear elements only. To avoid these precomputations an
iterative method is required to solve the equations arisen from the nonlinearities. A relaxation
approach was proposed by Meerkötter et al. in [31] to eliminate DFLs. This approach is al-
ways convergent for circuits that contain only locally passive [29] nonlinear elements. Felderhoff
in [55] further investigated this approach and proved that it is possible to cut DFLs and split
the computation in independent blocks suitable for parallel processing without losing conver-
gence. C. E. Christoffersen in [12] proposed a wave-based transient analysis approach that solves
DFL through an iterative procedure and has better convergence properties than previous works.
CHAPTER 2. LITERATURE REVIEW 35
This approach allows easy inclusion of complex multiple port nonlinear devices formulated in
the Kirchhoff domain and only one large (sparse) matrix decomposition is required for a given
time step size. Some of the approaches to solve the multiple nonlinearity in the circuit will be
described here briefly.
2.5.1 Jacobi's Method to cut DFL
To derive the WDF realization of nonlinear circuit elements either implicit equations have
to solved by guaranteeing the unambiguity of the solutions (proposed in [31]), or WDF circuit
has to be modified in such a way that an iterative formulation can be used to cut DFLs. In [55]
a method similar to the Jacobi's method [36, 3] was presented for solving a system of equations
numerically. It is possible to cut all DFLs with the aid of this method and a massive parallel
algorithm can be generated by the systematical use of the method. This topic is included in this
chapter because an iterative way is used to solve the system of equations seems like a tautology
used in his work.
???*
Figure 2.18: WDF model for iterative solving of DFL
One path of every DFL is shown out of the remaining non-energized WDF network N in
Fig. 2.18. Vector of incident waves to DFLs is v¿ and vj" is the vector of reflected waves. Then
the network can be described as
Sdii Sd12
Sd21 Sd22
where [SDri], r, I G {1, 2} are the scattering matrices describing both the adaptors and DFLs, ?J^
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and ?J" are the vectors of incident and reflected waves to the network respectively. Felderhoff in
[55] proposed a reflectance, r<¿ that ensures there are no DFLs between v¿ and vj" any longer.
So it is assumed that
W)U = 0
where, f is the frequency. The steady state solution has to fulfil vj = v+, so the reflectance has




Figure 2.19: Impedence to cut DFL
A simple impedance derived in [55] is shown in Fig. 2.19, where [Zd], [Zj] and
are positive diagonal matrices. Iterative equation to solve vj" is given by
<¦ = ???,·.! + [I -«]([SD22]v+·., + [Sd21]V+)
V>
(2.39)
where j is the iteration number and [?] = [Z^1Zj]. This iteration has to be done for each
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Using Jacobi's over relaxation method [7] for solving the equation it is found that
vjj = MV^1 + [I -«] [M01] ([M1R]v+rl + [SD21]v+) (2.40)
where [I — SD22] = [Md — Mlr], [Md] is a diagonal matrix and [Mlr] is a lower and upper
triangular matrix.
There is a significant similarity between Eqs. (2.39). and (2.40). So the method proposed is
a modified Jacobi's method that use Eq. (2.39). to calculate the waves in DFLs. Stability of the






Figure 2.20: Lossless nonlinear transmission line
For example, a lossless nonlinear transmission line (Fig. 2.20), investigated in several other
works [31, 48, 49, 24, 32, 39] is presented. Inductances are assumed to be linear and capacitances
are nonlinear. Voltages across the capacitances are characterized by the following difference-
differential equation (DDEQ)
vxr+l ~ ¿Vxr + Vxr_i — L3 d_ Cxo dvxr~dt ' ? , v*r ~df
\
KxQ )
where, C10 and V^0 are constant. One set of solutions to this DDEQ is given by so-called solitons
[39]
T
vXT{t) = J1 sech2[J2(i=F-)]
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Solutions can travel in both directions with a velocity ? that increases with J1. The following
values of the elements are used for the simulation [39]: Lx = 1.38 µ?, Cx0 = 224.9 pF and
Ko = 3.73 V.
Figure 2.21: WDF realization of nonlinear transmission line by modified Jacobi's method
Each nonlinear capacitance is modelled by a nonlinear voltage-controlled ideal transformer
connected with a linear capacitance [31]. Impedances shown in Fig. 2.19 are inserted to the
nonlinear transmission line by terminating three-port circulators and modified Jacobi's method
shown in Eq. (2.39). is used to solve the wave quantities. This modification not only cuts all
DFLs but also leads to a realizable massive parallel algorithm as the calculation in one part
(inductance, circulator, impedance and capacitance) is independent of the rest of the network.
A small portion of modified transmission line is depicted in Fig. 2.21, where
Cj = Tj and Zd I Lx
Cx(O)2(Zd - Zj)
Tj denotes the sampling time.
2.5.2 Newton's Method for strong nonlinearity
Power waves instead of voltage waves was proposed as analysis parameter in [12] first by C. E.
Christoffersen. The proposed method has better numerical properties associated with the WDF
approach and permits inclusion of complex nonlinear device models. Most attractive feature of
this approach is that only one matrix decomposition is required for a given time step size in
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this method. This method is further developed in his proposed approach. Formulation of circuit
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Figure 2.22: Circuit partitioning
Linear and nonlinear devices are assumed to be passive and sources are assumed to be
matched to the impedances of their respective ports. Voltages and currents at port r can be
expressed in terms of power waves the same way as shown in Eqs. (2.7), and (2.8).
V9r = VZ3Áa9r + b9r) (2.41)
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where, v9r and i9r are the instantaneous voltage and current at port r, a9r and b9r are the
instantaneous incident and reflected power waves as seen from device and Z9r is the reference
impedance of port r and it is pure real as only time domain method is considered.
Topological rules can be expressed by scattering matrix the same way as shown in Subsec-





where [ST] is the scattering matrix of the topology, [Q3J and [B3] represent the full cut-set and
loop-set matrices, [D3] is the diagonal matrix with square root of reference port impedances, a3
and b3 are the vector of incident and reflected waves. Scattering matrix equation representing










where agNL , a3L and a3s are the vectors of waves incident to devices and sources respectively and
h9NL, bgL and b3s are the same quantities defined for reflected waves. Reference impedances at
sources and linear devices are chosen in such a way that there is no DFL from the device back
to the network [4] . So b3L is constant for one time step as all loops contain at least one delay.
Both static and dynamic nonlinear devices cause DFLs in WDF realization. Newton's method
is used to calculate the reflection from nonlinear device ports. From previous works, it is known
that currents in nonlinear device ports can be expressed as nonlinear function of voltages (i.e.,
i9r = fgi(v9r)). An error function E9(a9r) can be defined as follows,
E9(a9r> %lf9l(\ßS~Aa9r + K)) - a9r + K = 0
This error function can be generalized for both static and dynamic multi-port nonlinear devices.
Calculations for Newton's method performed for each nonlinear device is independent of the
rest of the network and require a small Jacobian matrix factorization. This approach allows
straightforward treatment of complex nonlinear models.
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The nonlinear equation to be solved by Newton's method is given by
tW = Fff([STll]b9WL+aao) (2.44)
where a90 = STl2bgL + STl3b3s being constant for a given time step and F9 ( ) is a nonlinear
vector function that represents the contribution of nonlinear passive devices. The proposed
fixed-point iterative scheme to solve Eq. (2.44). is as follows,
Kl = [I-M^]b^L + [M^]Fg([STll]b^L+bS0) (2.45)
where ? denotes the iteration number, [I] is the identity matrix and [M^] is a matrix of size
nl x nl (nl is the number of nonlinear device ports) that may be a constant or updated at each
iteration.
Different selections of [Mps] will lead to different method for solving Eq. (2.45). With [Mps] =
[I] Eq. (2.45). is equivalent to just propagating reflections along the DFLs in the circuit (i.e.,
plain relaxation). [Mps] = Xj[I] (xj is a scalar and 0 < Xj < 1) will lead Eq. (2.45). to the same
approach proposed in [55]. Iterations converge to the desired solution if the spectral radius [46]
of [Jf9St11] is less than one, where [Jf9] is the Jacobian matrix of function F3 ( ). This condition
is satisfied if all nonlinear devices are locally passive [29] (e.g., diodes). So local convergence can
be obtained by the following condition:
[M"s] = [1-Jf5St11]-1 (2.46)
Eq. (2.45). is equivalent to Newton's method. It is possible to re-order Eq. (2.43). and (2.45).
to perform one sparse matrix decomposition per iteration, but this is more expensive than the
backward substitution of the relaxation method. It is possible to avoid the factorization of a
large matrix at each iteration by making [Mps] artificially sparse. If the elements of [STll] in
Eq. (2.46). are set to zero to get the same block-diagonal pattern as in [Jf9], the derived [Mps]
matrix is also block-diagonal. Precise knowledge of [ST11] is required for this which in turn
requires nl backward substitutions of the decomposed matrix originated from Eq. (2.43). but
this is required to be performed once only. The resulting iterative scheme is known as Newton-
Jacobi algorithm [27]. Local convergence is no longer guaranteed for this approach but it is
shown in the work that this modification is an improvement over the relaxation approach. For
smaller circuits containing few nonlinear devices, Newton's method is faster than Newton-Jacobi
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approach but this could be faster however for large circuits as the cost of iterations does not
grow as much with the circuit size.
2.6 Relaxation-Based Electrical Analysis
The relaxation method is a method to obtain numerical approximations to the solutions of
system of equations both linear and nonlinear. Solving a linear system of equations requires L U
decomposition of a sparse matrix in direct method of solution and solving a nonlinear system
of equations by Newton's method requires LU decomposition of a Jacobian matrix. Solution of
a system of equations by relaxation method involves decoupling of equations {i.e., splitting the
matrix to decompose). Though the convergence rate is slower for relaxation method it has an
advantage over the traditional approaches as it is not required to decompose a large matrix in
each iteration. A good introduction to the relaxation-based electrical analysis would be found in
[3] , most of the topics, demonstrated in this Section are cited from [3] .
Nodal equations of an electrical circuit under certain assumptions mentioned in [3] can be
expressed as follows:
[CR(vR{t),sR(t))}vR(t) = -lR(vR(t),sR(t)), 0<t<TR (2.47)
vñ(0) = VR
where vñ(í) 6 Rn" is the vector of node voltages at time t and nn is the total number of nodes in
the circuit; vñ(í) e R""1 is the vector of time derivatives of vñ(í); sR(t) e Rn" is the input vector
at time t, [Cn] : Rn" -» R""xn"· represents the nodal capacitance matrix, lR : R"n ? Rn" —> Mn",
and
In (vñ(í), sñ(í)) = [im (vñ(í). Sfi(í)) , ÍR2 (vh(í). sA(í)) , · · · > W, (vA(í), sR(t))}T
where iRr (vñ(í),sñ(í)) is the sum of the currents charging the capacitors connected to node r.
Expressing the time dependency implicitly Eq. (2.47), can be expressed as follows:
[Cñ(vñ, sñ)]vñ = -In (vñ, sñ), (2.48)
After numerical integration Eq. (2.48). can be expressed as a set of nonlinear, algebraic difference
equations of the form
FÄ(y) = 0 (2.49)
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where, Fr( ) denotes the nonlinear vector function and y 6 ?"? is the vector of node voltages
at time t — tR + 1. Newton's method yields a set of sparse linear equations from Eq. (2.49). of
the form,
[JfJy")] yt+1 = d*(y')
=^ [JfJy1+1 = dR (2.50)
where, l is the Newton iteration number, [Jfh] G M""xn™ is the Jacobian matrix of Fr( ) and
d.R G K™n is a vector that depends on the value from previous Newton iteration. Eq. (2.50). has
to be solved in each iteration of Newton's method and is usually solved using direct methods,
such as LU decomposition or Gaussian Elimination.
Relaxation methods offer alternatives to solve Eq. (2.47), Relaxation methods can be applied
in a number of ways. In all cases, they do not require the direct solution of a large system of
equations and permit the simulator to exploit the latency efficiently.
1. Linear Relaxation Methods
Relaxation methods can be applied to Eq. (2.50). to avoid doing the LU decomposition in
Newton iterations. Two most common relaxation methods used in electrical simulation are
the Gauss-Jacobi method and the Gauss-Seidel method. Jacobian matrix [JFr] is divided
into [JfI + jfh + JfJ] where [jfI1 € M"n is strictly lower triangular, [J£j € RUn is diagonal
and [JfJ] S Mn" is strictly upper triangular. In the Gauss-Jacobi method Eq. (2.50). is
solved by the following equation
[JSJy'+1 = -[JFl + JFlV + d* (2.51)
And in Gauss-Seidel method the following equation is used
? + Jf11] r+1 = -[J7R}r + dR (2.52)
where, ? is the iteration number. It may require more than one iterations to solve Eq. (2.50).
by Gauss-Jacobi or Gauss-Seidel method, whereas using direct methods only one step is
required.
As relaxation methods are iterative methods, it is important to explore the conditions to
guarantee the convergence of the methods. The iterations are not well defined if [J |? ] is
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singular (i.e., if there is zero on main diagonal of [J fh])· It is shown in [3] that if [J fr]
is strictly diagonally dominant, then both Gauss-Jacobi and the Gauss-Seidel iteration
converge to the solution of Eq. (2.50). independent of the initial guess.
Another important property of iterative methods is the rate of convergence. It is shown
in [3] that if the Gauss-Jacobi and Gauss-Seidel iteration converge, they converge at least
linearly. That is, the error at each iteration decreases according to the following relation
after a sufficiently large number of iterations,
l|y^1-yÍOí||<efiil|y"-ySoil|
where, yso; is the solution of Eq. (2.50). and eRi is the error at each iteration of iterative
relaxation methods.
2. Nonlinear Relaxation Methods
To enhance the Newton's method, relaxation methods can also be used at the nonlinear
equation solution level. Let yv denote the value of y at the 77th iteration. When applied to
Eq. (2.49). the Gauss-Jacobi and Gauss-Seidel algorithms have the following forms:
Algorithm 2.6.1 Nonlinear Gauss-Jacobi Algorithm
repeat
forali (r in nn)
Solve FRr(y¡, Vl . - .,yVr+\ ...,A)=O for y?+1
until (||y"+1 -yi|l<efl)
where, FRr denotes the rth function in vector F^ and eR is any predefined error. The forali
(?? in Kfí) construct specifies that the computations for all values of pR in the set KR may
proceed concurrently and in any order.
Algorithm 2.6.2 Nonlinear Gauss-Seidel Algorithm
repeat
foreach (r in nn)
Solve FRr(yr\ VT\ ¦ ¦ -,y?+\ ..., yL) = 0 for y?+1
until (Hy"+1 -y"||<eÄ)
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The foreach (pr in Kr) construct specifies that the computations for each value of Pr in
the ordered set KR must proceed sequentially and in the order specified by the set. The
actual order for this method in which the node equations are solved may be determined
either statically or dynamically.
As the equations shown in Algs. (2.6.1) and (2.6.2) are nonlinear, there is no hope of solving
the equations exactly in finite time. So an iterative method is required for this purpose.
In general, Newton's method is used to solve these equations. Note that, nn decoupled
equations, each in one unknown must be solved for each relaxation iteration. Thus New-
ton's method is straightforward to implement here. These composite methods are called
Gauss-Jacobi-Newton and Gauss-Seidel-Newton method to specify that Newton's method
is employed inside the nonlinear Gauss-Jacobi and Gauss-Seidel iteration respectively.
Several electrical analysis techniques have been developed based on relaxation methods. Some
analysis techniques are presented here as some of the numerical properties from those are similar
to that of his proposed approach.
2.6.1 Timing Simulation
Timing Simulation is the first successful application of relaxation methods for electrical
circuit analysis. Only one relaxation iteration is carried out per time step while one or more
Newton iterations may be performed to solve each nodal equation in timing simulation. A small
time step must be used to bound local errors as the relaxation loop is not taken to convergence. A
major drawback with timing analysis is that it may cause severe inaccuracies or even instability
for tightly coupled feedback loop or bidirectional circuit elements during the analysis. This
ascertains that timing algorithms do not inherit the numerical properties of the discretization
method used to approximate the time derivative (i.e., timing simulation may cause instability
though the integration method used is stable) [3]. This idiosyncrasy is observed due to the fact
that only one sweep of relaxation iteration is taken. These problems hamper the use of timing
simulation as a standard simulation tool.
2.6.2 Iterated Timing Analysis
Iterated Timing Analysis (ITA) is derived from timing analysis but instead of a single relax-
ation iteration per time point, the relaxation process is continued to convergence at a time point
in the ITA approach. Starting point of equation formulation for ITA is same as Eq. (2.48). and
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(2.49). then an iterative relaxation method (Gauss-Jacobi or Gauss-Seidel) is used to solve them.
Only one Newton iteration is performed to approximate the solution of each nodal equation per
relaxation iteration. So the mathematical framework of ITA is the nonlinear Gauss-Jacobi-
Newton or Gauss-Seidel-Newton method presented before.
Since in ITA the nonlinear circuit equations are solved by an iterative method until satis-
factory convergence is achieved, the numerical properties of the integration methods, used for
discretization of the circuit equations, are conserved. So the stability problem that may occur
in timing simulation is not an issue for ITA, the only concern is that whether the relaxation
iteration will converge at each time point when solving the discretized circuit equations or not.
It is already shown that relaxation iterations are guaranteed to converge if the Jacobian matrix of
the discretized nonlinear equations is diagonally dominant. Circuit equations can be formulated
the same way as Eq. (2.48).
[Cr (vñ, sñ)]vñ + lR (vñ, sñ) = 0, vñ(0) = VR (2.53)
where, [Cr] : Rn" x R"n —> Rn"xn" is a symmetric diagonally dominant matrix-value function in
which ^ Cr ri (-Vr, Sr) ; t f I is the total floating capacitance between node r and I, Crtt (vr, Sr)
is the sum of the capacitances of all the capacitors connected to node r and I^ : R"n ? R"n —>
R"" is a continuous function, each component of which represents the net current charging the
capacitor at a node due to other conductive elements. If capacitance matrix [Cr (v.r,s.r)] is
assumed to be symmetric and positive definite, the Jacobian matrix of discretized nonlinear
equations is diagonally dominant provided that the time step is small enough. In fact, the time
step appears here as a scaling parameter that increases the role of the capacitance matrix in
the Jacobian matrix, when it is discretized. If [Cn (vñ,sñ)] is a matrix of real numbers i.e., the
capacitors present in the circuit are all linear, then the discretized equations become,
[Cn] K*+1- v£)- h%+Vv^+V,?+1) = 0 (2.54)
where, hRR+ is the time step selected at time t = t^. The following theorem has been proven in
[18].
THEOREM 2.6.1. [S] There exists a time step Iir strictly positive such that for all hRR+1 < hR)
the nonlinear Gauss-Jacobi and nonlinear Gauss-Seidel iteration applied to Eq. (2.54). converge
to solution of discretized circuit equations independent of the initial guess.
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2.6.3 Waveform Relaxation Techniques
Timing analysis and iterated timing analysis are based on the application of relaxation tech-
niques to the solution of circuit equations at the nonlinear algebraic equation level, whereas
Waveform Relaxation (WR) is based on the application of family of relaxation techniques ap-
plied to differential equation level. While relaxation techniques in the linear and nonlinear
algebraic equation level deal with vectors in RUn, WR techniques deal with elements in function
spaces %. e. waveforms. The basic idea of WR techniques is explained here with Gauss-Seidel
algorithm.
Let us consider the first-order differential equation in yji(t) G E2 on t G [0, Tw],
Vr1(^ = fWi(VR1, Vr2, t), yRl(0) = Yr10 (2.55)
2/H2(O = fv,2(VR1, Vr2, t), Vr2(O) = Yr20 (2.56)
where, yR is an arbitrary variable and Tw is the corresponding time period. The basic idea
is to fix the waveform yR2 : [0, Tw) —> R and solve Eq. (2.55), as one-dimensional differential
equation in yRl(-). The solution thus obtained for yRl is substituted into Eq. (2.56). which will
then reduce to another first-order differential equation in one variable, yR2. Eq. (2.55), is then
resolved with the new solution found for VR2(t) and the process will be repeated.
An iterative algorithm has been developed in this fashion. This simplifies the problem of
solving a differential equation in two variables by solving a sequence of differential equations
in one variable. Here, the unknowns to be solved are the waveforms (elements of a function
space), rather than real variables. In this sense, the Gauss-Seidel WR algorithm is a technique
for time-domain decoupling of differential equations.
Circuit equations for the Gauss-Seidel WR technique can be formulated the same way as
ITA shown in Eq. (2.53). A simplified algorithm to simulate the circuit with this technique is
presented in AIg. (2.6.3):
Here, Crt1(-); r f lis the total floating capacitance between nodes r and I, Ir7. is the rth func-
tion of the vector function IR(·), vRr is the rth node of the circuit, ? is the WR iteration number
and eR is the predefined error. The only unknown variable is W7I , the variables vV1 , . . . , vV1
are known from the previous iteration and V^1 , ... , V^1 already been computed. The presented
Gauss-Seidel algorithm can easily be modified to obtain Gauss-Jacobi version of WR technique
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Algorithm 2.6.3 WR Gauss-Seidel Algorithm for Solving Eq. (2.53)
guess waveform v^(i); t e [O1Tw] such that v^(0) = Vr
{for example, set v^(i) = VR,te [0,7V]}
repeat
? <— ? + 1
foreach (r in nn)
T




S CRrI (vVRi,---,VVRt, V1J^l1,





until (maxi^r^nnTnaxte[0íTw]\vRr(t) - v]^ (t)\ ? eR)
by simply replacing foreach statement with forali and adjusting the indices as mentioned in
AIg. (2.6.1).
2.6.4 Simulation of a simple RLC circuit
Let us consider a simple RLC circuit (Fig. 2.23) to explain the WR algorithms. Here, Ix2 = 0
at í = 0 and Ix2 = 1 at t > 0, time step, hx2 = 10 µe and time period, Tx2 = 8 ms. Circuit
element values are, gx2 — -— = 7777:, Lx2 = 10 mH and Cx2 = 100 /xF. The unknowns inRx2 10 1 2
the circuit are voltage at node 1, vx2i, voltage at node 2, vx22 and current through the inductor,
iix2- Using the Modified Nodal Analysis (MNA) (will be illustrated in App. D) to formulate the
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VR..
Figure 2.23: WR example with a simple RLC circuit
where, [M12] is the modified nodal admittance matrix (MNAM) and [C12] is the matrix contain-
ing the capacitor and inductor values.
1. Gauss-Seidel Algorithm
Applying WR scheme using this algorithm and time discretization, three equations in
Eq (2.57). can be expressed as follows:
MlàvlîhR + Mllvl22tR + M:13„>7 + £11 / ^21 tÄ Ux21 tß-lx2íLx2tR ' ^x2 +*i2
C,u I ^22tR ~ ^tH-I \ /-.13 I 1Lx^R ~ lLx2tR-l ( _ j?2 r>i3hx2 J V h,X2
„1+1=» 5x2^27tÄ = /*2tÄ - *2ï2ts (2·58)
where, ? is the WR iteration number, M£2 and C£2 are the entries of rth row and Ith column
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of matrix [Mx2] and [C12] respectively and t^ is the time point used for discretization.
/ TJ+1 _ JJ+ 1 \
^< + Mf2V^ tR + M&lx2tR + Cf2 ^L^^zl +hx2
nP+1 -??+1 \ /7? -??
£,22 / ^x22 tfi "?22 tfl-1 ^23 [ "^2tfl '¿i2tH-lx2 y ^x2 y x2 \ K2
^x2 Tj+1 _ ^12 tj+1 -Tj /0 ?O?==>' L Uz22tÄ — L ??21 tÄ-l + îLx2tH (,¿.Oyj"¦?2 '4?2
(rj+1 _ ?+ 1 \
Vx21tR ¿?21'?~? +
£-32 [ *22 tR ??? tfl-1 \ ^,33 / t¿-x2tii '¿x2tR-l \ = Q3:2 V /??2 y ?2 \ K2 )
Kç2 .rj+1 _ ¿?2 .t,+1 t,+1 _ tj+1 ,„ fim=? h lLx2tR - h lLx2tR-l + Ux21 tÄ ??22 tÄ {¿.OU)
Note that Eqs. (2.58), (2.59), (2.60). has to be solved sequentially, i.e., value of v^tR
calculated from Eq. (2.58), is used to find the value of vx22t in Eq. (2.59), and both the
values are used to calculate the value of ín¿\t in Eq. (2.60). and the process is repeated
until convergence is achieved.
2. Gauss-Jacobi Algorithm
Similarly Gauss-Jacobi algorithm can be used to solve the equations as follows:
/ tj+1 _ t; \
MHv^tR + MHvl22tR + M&ix2tR + ci\ ^?^^??^? +x2
? t] \ y ·?] ?
il2 I V^2tR ~~ t'x22tfi-l \ ç13 ! lLx2tR ~ lLx2tR-l
Ki / X V Kl°x2 \ I I <^x2 I J^ ) - -Íx2tí
^+1 — T . -^=> 9x2Vvx21 tR = Ix2tR - ilx2tR (2-61)
µ??*? + M%vit2\R + M&ix2tR + ci\ ^x2u\^2Hr~1) +
'tj+1 TJ \ ? -TJ -TJ
£22 / ^x22 tR "x22tB-l ^,23 f "¿x2tR -Lx2tR-l \ = Q
^x2 TiJ-I C-
'x2 / \ "·?2
_z2 rj+1 _ W2 t, -t, ,„ fi9,/1x2 X22 tH " /1x2 X21tK_1 LX2tß ( }
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Figure 2.24: Outputs for the example in Fig. 2.23
CHAPTER 2. LITERATURE REVIEW 52
M%vi3ltR + M^x22tR + M^i:itR + en (^21t* hfltR~l ) +
(? ? \ / -7J+1 t/ \^22tH ~ Vx2ïtR-\ \ ^33 / %Lx2lR lLx2tR-l \hx2 J x2\ K2 J
Lx2 .?+? _ LX2 .? ? ?¦ ?, lLx2tR ~ h 1LxHn-I + ??2?? ??22?? (2.63)"¦?2 ??-??
Here, Eqs. (2.61), (2.62), (2.63). depends only on the values from previous iteration and
thus can be solved concurrently. The outputs are shown in Fig. 2.24.
2.7 Minimum Polynomial Extrapolation
Minimum polynomial extrapolation (MPE) is a sequence transformation method used for
convergence acceleration of vector sequences or transforming divergent vector sequences to con-
vergent. This method does not require precise knowledge of sequence generators but computa-
tion is performed directly from the terms of the sequences. Furthermore, MPE tends to converge
quadratically when applied iteratively to a sequence generated nonlinearly [16]. MPE can be em-
ployed to both linear and nonlinear sequences. The theory of MPE applied to linear sequences
as presented in Reference [16] is explored here.
Let, a sequence of vectors is generated linearly from a starting point C0
cr+1 = [Mf]cr + d (2.64)
where r = 0, 1, 2, . . . , [Mf] is a fixed matrix and d is a fixed vector, if the eigenvalue of [Mf],
Am / 1 and ||Mf|| < 1 then iterative sequence 2.64 has a unique fixed point,
cp = [Mf] cp + d,
=*cP - [I-Mf]-1d (2.65)
where Cp is the fixed point of the sequence. If all eigenvalues of [Mf], |Am| < 1 than
Cp = lim cr
T-*OO
Cp is called limit when the sequence converges and is called anti-limit when the sequence diverges.
The objective is to determine Cp from a finite number of terms and limit the number as few as
possible without requiring any additional information about [Mf] and without inverting nm ? nm
matrix (nm is the size of the vectors) . Typically, nm may be quite large relative to the number
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of eigenvalues Am with |Am| near 1 (causing slow convergence) or greater than 1 (usually causing
divergence) and expensive to compute (The vector d can always be computed by starting the
iteration at C0 = 0).
The extrapolation method to be derived is based on differences of the vectors. The following
difference vectors can be defined,
W7. = Acr
= cr+i - C7. (2.66)
and from the above equations the differences for each value of r can be related,
Wr+i = Cr+2 — Cr+i
= [Mf] cr+i + d - [Mf] C7. - d
= [Mf] (cr+1 - cr)
= [Mf]wr (2.67)
If the initial difference vector is w0, then wr+1 can be expressed as follows:
wr+1 = [Mf] W7.
= [Mf] [Mf] wr_!
= [Mf]r+1w0 (2.68)
For a fixed integer Km, a matrix of size nm ? Km can be defined whose columns are the
vectors of differences
[W] = [WkJ = [W01W1 W^1] (2.69)
In this method Cp will be calculated as a weighted average of C7. s, with weights determined
by the coefficients of minimal polynomial [21] P(X1n) of [Mf] with respect to W0 i.e., the unique
monic polynomial [25] of least degree such that
P([Mf])w0 = 0 (2.70)
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Here, Km is assumed as the degree of P or number of roots of characteristic polynomial of [Mf]
or the number of eigenvalues of [Mf]. If Km < nm it can written,
where, qr; (r = 0, 1, 2, . . . , Km - 1) is the coefficient of rth degree of Am of the polynomial.






.·. X)qrwr = 0 (2.71)
Expanding this equation, a system of equations is found, solution of that is sufficient to find the
value of coefficients. From Eq. (2.71). it follows,
KVn-I
S qrwr + q^mw^m = 0
==» [W] q = -w*m (2.72)
so the vector q = [q0, qv . . . , qKm_l]T of unknown coefficients of P is a solution of the system
of equations.
The unique solution of Eq. (2.72). can be written as
q = -[W]+wKm (2.73)
where [W]+ is the pseudoinverse [14] (or Moore-Penrose generalized inverse [6]) of [W]. In
principle, computation of [W]+ require the inversion of Km ? Km matrix. To compute the
fixed-point Cp a Theorem regarding this will be demonstrated.
THEOREM 2.7.1. [16] For Kth + 1 consecutive terms (Kth < size of the vector, nm) of the
sequence, say cthm, cthm+1, ...,
Cthm+A"m> it can be stated that
v - (r \/ j QthrCthm+r — I 2_^ lthr I CVth
r=0 \r=0 /
where, qth is the coefficients as defined above and cpift is the fixed-point of the sequence.
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So the fixed-point of the sequence defined by Eq. (2.64). can be determined by the following
equation:
Km-l /Km-I \





··· cp = ^TT- (2-74)
r=0
MPE extrapolation method can be summarized for a given sequence generator of the form
Eq. (2.64). and a starting point C0
1. generate Ci, C2, . .., cKm+1;
2. compute [W] , wKm as in Eq. (2.66), and (2.69).
3. compute q as in Eq. (2.72), (2.73). and set qKm = 1;
4. compute cP from Eq. (2.74).
Chapter 3
Formulation
3.1 Generalized Circuit Formulation
Formulation of system equations begins with the partitioned network shown in Fig. 3.1 with
the nonlinear elements replaced by variable voltage or current sources [38]. For each nonlinear
element, ports are defined with one terminal taken as the reference and the elements are replaced
by a set of sources connected to the reference terminal. Both voltage and current sources can be
used to replace the nonlinear elements but current sources are preferable because they provide a
smaller modified nodal admittance matrix (MNAM) [38].
3.1.1 Linear Network
Modified Nodal Analysis (App. D) can be utilized to formulate the linear portion and sources
(both independent and dependent) of the network shown in Fig. 3.1. So generally the contribution
of linear network and sources can be expressed as follows:
[M]u(i) + [C]^T = Ss{t) (3?)
The matrices [M] and [C] are of size nun ? nun, where nun = (nnd — 1) + nad (nnd is the total
number of nodes and nad is the number of additional variables) is the total number of variables
to be solved. [M] contains all conductors and frequency-independent MNAM stamps arising in
the formulation, whereas [C] consists of capacitor and inductor values and other values that are
associated with dynamic elements. S5 is the source vector of size nun for the right hand side of
the system that include the contributions of the independent sources and the nonlinear elements
(which depend on the time t). u is the vector of nodal voltages and selected currents. Source


















Figure 3.1: Network Partition
vector S3 can be expanded as follows:
Ss(t) = S/(t) + S„(i) (3.2)
where S/ is the vector of independent sources and S„ is the current contribution of nonlinear
elements (nonlinear elements are replaced by a number of current sources). So Eq. (3.1). can be
rewritten as follows:
du(t)[M]u(t) + [C]- dt S/(í) + S„(í) (3.3)




S) + S* + ut-i (3.4)
where superscript t denotes discretized time points and h is the time step size. Discretization of
Eq. (3.3). by trapezoidal rule,







S) + S* + 2C u*-1 + u*-1 (3.5)
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Eq. (3.4). and (3.5). can be expressed in a generalized form as follows:
[Mc]U* = S* +S* + S*,
=» [Mc]U* = S* + S* (3.6)
where [Mc] contains both the elements of [M] and [C] matrices and contributions from previous
time step can be expressed in another source vector, S*¿. S* include the source contribution from
linear side (Sy- and S^). Eq. (3.6), is the generalized form of the system of equations derived
from linear side of the network.
3.1.2 Nonlinear Network
In fREEDA, the nonlinear subnetwork is described by the following parametric equations
[57]:
/ ¿x dodx ?vau(í) = ?^?(?),—,...,—,Xz)(í)J (3.7)
Íívl(í) = i{x(t),— ,...,—,XD(t)j (3.8)
where vNL(t), Ìjvl(ì) are vectors of voltages and currents at the ports of the nonlinear network,
x(i) is a vector of state variables od = 1,2, 3, . . . is the order of derivatives of state variables
and xo(i) is a vector of time-delayed state variables, i.e., [xd(¿)]¿ = xi(t ~ r¿)· All vectors in
equations. (3.7), and (3.8), have the same size equal to the number of ports of the nonlinear
network (nn¡). Representation of this kind is expedient from the physical point of view, as it is
analogous to a set of implicit integro-differential equations (i.e., equation with both integrals and
derivatives of an unknown function) in the port currents and voltages. This brings in complete
generality in device modelling. For example, nonlinear elements are no longer necessary to be
expressed as voltage controlled current sources.
Connectivity information described by an incidence matrix and constitutive relations de-
scribing the nonlinear elements is used to derive the error function of an arbitrary circuit. The
incidence matrix [T] is used to relate the vectors of the linear and the nonlinear network equations
as follows:
vNL(t) = [T] u(i) (3.9)
S„(i) = ¡T}TiNL(t) (3.10)
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after discretization Eq. (3.9), and (3.10), become,
VWi(X*) = [TJu* (3.11)
S* = [T]TiWL(x*) (3.12)
The matrix [T] contains nun columns and the number of rows is equal to the number of
state variables, nst (number of state variables is equal to the number of nonlinear device ports,
i.e., nni = nst). In each row, enter "+1" in the column corresponding to the positive terminal
of nonlinear element port and "— 1" in the column corresponding to the negative terminal (the
local reference of the port). So each row of [T] has at most 2 nonzero elements and total number
of nonzero elements is at most 2nn¡ .
3.1.3 Error Function Formulation
Combining Eq. (3.6), (3.11), and (3.12), the general equation for the network is as follows:
?„£(?*) = [T] [Mc]-1 S* + [T] [Me]"1 [Tf iNL(x*)
=> [T] [Me]"1 Sf + [T] [Me]"1 [if iNL(x*) - vjv^x*) = 0
S*5V + [Msv] IjVi(X*) - V2Vl(X*) =0 (3.13)
where [Msv] is a constant impedance matrix of size nn¡ ? ??? and S^ is a vector of size nn¡ and
accounts for the source components and the previous history of the linear part. Eq. (3.13). is the
reduced error function for the system. Important observation regarding to this error function is
that the dimension of the error function and the number of unknowns is equal to nni though the
formulation started from nun unknowns (??? < nun), and this number is the minimum necessary
to solve the equations of a circuit without any loss of information.
3.2 Transformation to Power Waves
Let us imagine that each nonlinear device port is connected to the linear network by a
zero-length lossless transmission line with characteristic impedance ZT , with r being the port
number. Since the transmission line does not really exist, Zr will be referred as the port reference








Figure 3.2: Transformation to power waves




where v+ and v~ are the values of incident and reflected voltage waves in the transmission line
as seen from the nonlinear device side, i.e., the convention adopted here is that ar is incident
and br is reflected wave from the nonlinear device. Note that the instantaneous power flow to
the nonlinear device in port r is equal to a2T - b2r . The node voltage (vr) and current (ir) at port
r can be expressed as follows:
Vr = ylZrfar + br),
ar — br
Thus power wave vectors at a given time step (a* and b*) must satisfy:
?^(?*) = [DKa* + b*)
W(X*) = [DpV -b')
(3.14)
(3.15)
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where [D] is a diagonal matrix with the square root of reference port impedances. Error function
is transformed to power waves by combining Eq. (3.13), (3.14), and (3.15).
Ssv + [Msv] [D]-1 (a* - b*) - [DKa* + bl) = 0,
==? [Msv D-1 - D] a4 - [Msv D"1 + D] b* + Ssv = 0,
=F [M5v D-1 - D] a* = [Msv D"1 + D] b* - S5V,
=> a*= [M5VD"1 -D] -1 [M5VD-1 + D] b* - [Msv D"1 -D] _1 S|v (3.16)
with
[S] = [M5v D"1 -D]"1 [M5^D-1 + D],
a* = -[M5VD^-D]-1S5V
Eq. (3.16). becomes:
a* = [S] b* + a* (3.17)
where, [S] is the scattering matrix of the linear network and a£ is the source contribution to the
incident waves. Here, the matrix, [M5v D-1 - D] is a square and nonsingular matrix of size nnh
so the inverse exists.
3.3 Fixed-Point Iterative scheme
The proposed fixed-point iterative scheme is based on propagating reflections of power waves
between the linear and nonlinear subnetworks. Assume an initial vector of reflected waves (b* )
is known, where ? denotes the iteration number. The corresponding waves sent by the linear
network (a^+1) can be calculated by Eq. (3.17). which is rewritten as:
<+i = [S] b*+ a* (3.18)
3.3.1 Nonlinearity
Wave equations for the nonlinear device side are needed to complete the scheme. Under
certain conditions (provided originally in [30], described in Subsection 2.4.1 also), the effect of
nonlinear devices can be expressed as a nonlinear vector function F( ),
bn+i = F(a*+1) (3.19)












Figure 3.3: Iterative scheme to calculate the value of waves
Eq. (3.19). is not explicitly available in the simulator. A new method is adopted in this work
to solve for bn+1. System of equations is separated into the nonlinear devices and numerical
methods are adopted to solve this set of decoupled equations. This is an important contribution
for developing a parallel algorithm to solve a system of equations with strong nonlinearity. Two
different methods are employed to solve this decoupled set of equations, (1) Newton's method
and (2) Newton-Jacobi method. Rearranging Eqs. (3.14), and (3.15), the error functions F„( )
and F1 ( ) can be obtained:
F„(xn+1,bn+1) = [D]-1V^(Xi+1) -Bi1+1-^n+I
F^xn+11On+1) = [D]W(Xn+1) -an+1 + bn+1
(3.20)
(3.21)
which must be equal to zero. Total number of equations and unknowns for this system of
equations is 2nnl. The unknowns are vectors b* and x* as the vector of incident waves, a* is
known from Eq. (3.18). Note that this system of equations is decoupled for each nonlinear device,
thus the Jacobian matrix arising from it is block-diagonal with small diagonal blocks, typically
no more than 6x6 elements. The good numerical properties given by the parametric formulation
of the nonlinear device equations [38] are retained at the expense of having to solve for the state
variable vector (x*). The relaxation scheme is summarized by combining Eqs. (3.18), and (3.19).
b*n+l F([S]b*+a*) (3.22)
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Newton's method
To solve the decoupled system of equations shown in Eqs. (3.20), and (3.21). by Newton's method


















where k denotes the Newton's iteration number. All the calculations are performed in ? + 1
relaxation iteration and time point t, these indices are omitted in the equations for Newton
iteration. Eq. (3.23). is a general representation of the system of equations containing all the
nonlinear devices for the calculation during Newton iteration. But the calculation is limited to
corresponding set of variables for each nonlinear device, as the Jacobian matrices are all block
diagonal based on the nonlinear devices.












Similarly taking the partial differentiation of Eq. (3.21). It can be found:
3F1
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Here [J/] and [Jv] are the block-diagonal Jacobian Matrices of vnl and Ìjvl, respectively. Note
that, both the Jacobian matrices are explicitly available in fREEDA. From Eq. (3.23). It can be
found:
OX ÖD
=» [D] [J7] Axfc+1 + I Abfc+1 + F1 = O
.·. Ab*+1 = -F1 - [D] [J/] Axk+1 (3.28)
and
^??*+1 + ^??>*+1+G„ = 0öx öd
=> [D]-1IJv]Ax'+1 - [I] Abfc+1 +Fv = O
using the value of Abfc+1 found from Eq. (3.28).
[D]-HJv]Ax*+1 + F4 + [D] [J/] Ax*+1 + F„ = O
=» [D-1Jv + DJ/] Ax*+1 = -F„ - F8
??*+1 = P-1Jv + DJ,]"1 (-F„- FO (3.29)
The updates from each Newton iteration are calculated by Eqs. (3.29), and (3.28), respectively.
Matrix decomposition of the corresponding block of Jacobian matrix sum (shown in Eq. (3.29),)
has to be performed in each Newton iteration.
3.3.2 Conditions for Local Convergence
Conditions for local convergence of the relaxation method will be presented in the following.
Let's assume the solution of Eq. (3.22), is bso¡ and iterations are started at bäO; + ^0, with ?0 being
an initial perturbation or error vector. By performing Taylor expansion of Eq. (3.22), around
bSOi, it follows that the vector of errors at iteration ? + 1, £n+1 is given by
??+? = [JfS] ^n, (3.30)
where [Jf] is the Jacobian matrix of function F( ) in Eq. (3.22), and represents the small-signal
scattering matrix of the nonlinear network. [JF] is a block-diagonal matrix since [J/] and [Jy]
are block-diagonal. Then the square of 2-norm of £n+i is given by
ie„+i|2 = C[s]T[jf]r[jFS]çn>
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where [Jf]t denotes the transpose of [Jf]- One sufficient condition for local convergence is that
[JfS] corresponds to a passive network. In that case [l — STJ^JfS] is a positive semidefinite
matrix [41] ([I] is the corresponding identity matrix). It follows that |£n+i|2 decreases with ?
and thus iteration converges eventually. [S] already corresponds to a passive network, thus his
proposed approach is always convergent for any circuit containing only locally passive nonlinear
devices. Diodes are known to be locally passive, unfortunately transistors may not be locally
passive depending on the bias point.
There is a way to overcome this problem. All practical nonlinear devices have internal
parasitic capacitors in parallel with their ports. After time discretization, capacitors appear
as conductances and have the effect of passivizing the nonlinear devices. Those conductances
are inversely proportional to the time step. It is always possible to reduce the time step until
all devices become locally passive (a similar reasoning can be made with parasitic inductors in
series). This result is somewhat similar to the condition stated in Thm. 2.6.1 for ITA.
Steady state oscillations are observed when the sequences are not convergent. This property
is not present in relaxation methods based on voltages and currents.
3.4 Treating Nonlinearity by Newton-Jacobi method
As discussed in Subsection 2.5.2 Newton-Jacobi method is based on deriving a block-diagonal
pattern of scattering matrix [S]. Block-diagonal matrix, [Ss] is derived based on each nonlinear
device:
'11 1IJ HOOOO
i) 0 0 0 0
H H 0 0 0
I) 0 0. .000
o oof,. . i 0 0 0
0 0 0 0 0..;-.·.'
0 0 0 0 0.';,..'










[S] = [SB] + [S0]
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where, [So] is the part of scattering matrix with the rest of the elements. Thus the waves sent
by the linear network (SLn+1) are calculated as follows:
*?+? = [So]b*+a£ (3.31)
The relaxation scheme based on Newton-Jacobi method is summarized by combining Eqs. (3.19).
and (3.31).
b*n+1 = F([So]b£ + a*) (3.32)
As only one nonlinear device is treated in each iteration of Newton's method, the error functions
shown in Eqs. (3.20), and (3.21), are modified as follows:
F^xUX+i) = [D]-WX+1) - X+i + [Sb] b^+1) - b^+1 (3.33)
Fi(X^iX+1) = [DjWX+1) -X+1 + [S8]Vn+1) + Vn+1 (3.34)





-g¿ = [I]-[Ss] (3.36)
From Eq. (3.34), it can be found:
^Ax*+1 + l>bfc+1 + F¿ = 0s? 9b
==? [D] [J1] Ax*+1 + [I - Sb] Ab*+1 + F1-O
.·. Ab*+1 = [I -Sb]^(-F4 -[D] [J7]Ax*+1) (3.37)
and
s? 9b
=> [D]^[Jy]Ax*+1 - [I + Sb] Ab*+1 + F, = 0
=> [I - Sb] [D]-1EJy]Ax*+1 - [I - S3] [I + SB] Ab*+1 + [I - SB] F„ = 0
as [I — Sb] [I + Sb] = [I — Sb] [I + Sb] = [I — S|], the equation can be rewritten as follows,
[I - Sb] [D]-1^]Ax*+1 - [I + SB] [I - SB] Ab*+1 + [I - SB] F, = 0
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using the value of Abk+l found from Eq. (3.37).
[I - SB] [D]-MJv]Ax*+1 - [I + SB] (-F1 - [D][J7]Axfc+1) + [I - SB] Fv = 0
=> [(I - S5) D-1Jy + (I + Sn) DJ,] ??*+1 = - [I + Sß] F, - [I - S5] F,
=> Axfc+1 = [(I - Ss) D-1J1/ + (I + Sß) DJ7]-1
(-[1 + Sb]F1-[I-S5]FJ (3.38)
The updates from each iteration are calculated by Eqs. (3.38), and (3.37). Here, one additional
matrix decomposition is required for calculating Abfc+1.
3.5 Pseudo-Transient Approach
Pseudo-Transient method was originally used in Advanced Statistical Analysis Program (ASTAP)
[59], [26]. A transient simulation on a pseudo-circuit is performed instead of the original circuit,
the pseudo-circuit may be an inductor connected in series or a capacitor connected in parallel
[54]. Iterations for the original circuit converge when the pseudo-transient reaches steady-state.
It is proved in Section 3.3.2 that his proposed approach of transient analysis based on power
waves is always convergent for circuits containing only locally passive nonlinear elements but
circuit elements are not always guaranteed to be passive and thus the convergence is not always
assured. Capacitors have the effect of passivizing the nonlinear devices, because they appear as
conductances after time discretization. Capacitors are inserted in each port of nonlinear devices
as pseudo-circuit to exploit this property. Convergence improvement with accuracy is achieved
up to a certain level over the plain relaxation method but unfortunately convergence assurance
is not obtained.
3.5.1 Timing Simulation of Pseudo-Circuit
In pseudo-transient approach, timing simulation (described in Subsection 2.6.1) is employed
to perform the transient analysis of the pseudo-circuit. One relaxation iteration is performed per
pseudo-time step, this process is repeated until steady-state voltage across the pseudo-circuit is
achieved. As this transient analysis upon the pseudo-circuit i.e., the transition from the zero
solution to the final solution of voltage across this circuit is of no interest in this actual analysis,
the truncation error can be ignored as long as the solution converges to the correct equilibrium
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Figure 3.4: Circuit partition with pseudo-circuit
Linear capacitors are connected in parallel to each port of the nonlinear devices as shown
in Fig. 3.4. The effect of capacitors are considered inside the decoupled nonlinear reflection
function. Let's consider the equation of a capacitor of value Cs connected to an arbitrary port
of the nonlinear network:
1
vX = ¦t. (3.39)
where, vc is the voltage across the capacitor, ic is the current through the capacitor and ts
is the pseudo-time step. After discretization using backward Euler formula Eq. (3.39), can be
expressed as follows:
?? C KC
9pV¿ + ip (3.40)
here, hp is the discretization step size. So the capacitor is modelled by a constant conductance
Cs
gp = — in parallel with a c
ftp
model is shown in Fig. (3.5).
C
5p -t- in parallel ith a current source ^p = -—v^"1 that depends on previous step. The" '1P





Figure 3.5: Discretized model of a linear capacitor using backward Euler formula
Note that, a constant conductance is assumed throughout the pseudo-transient analysis, i.e.,
both capacitance Cs and time step hp are assumed constant. As timing simulation is performed
until steady state is achieved, the total number of iterations for one actual time step is equal
to the total number of iterations (pseudo-time points) in one pseudo timing simulation. Timing
simulation trajectory across any arbitrary pseudo-capacitor is shown in Fig. 3.6 (MESFET circuit
is used to generate the trajectory). Note that, this trajectory is shown just for the better
understanding of the concept of pseudo-transient analysis, it is not a part of actual simulation
process.
Modification of System Equations
Newton's method is applied as before to solve the decoupled system of equations. Equations
are slightly modified to include the effect of the capacitors. Error function in Eq. (3.21), will be
rewritten as:
Fi(xS+1) ^+1) = [D] (i*i(x$+1) + [Gp]V^(Xa+1) + ip)
-a^-i + b^+1 (3.41)
here, d is the iteration number in timing simulation of pseudo-circuit, [Gp] is the diagonal matrix
with the conductances and ip is the vector of dependent current sources (ip) that depends on the
,tS+1






















Figure 3.6: Actual time step and pseudo-time points in timing analysis of pseudo-circuit
voltages across the pseudo-circuit at d iteration i.e., for d + 1 iteration this vector is treated as
constant. The derivative from Eq. (3.26), will be modified as follows:
~dÌ = ^ ^ (i^iCxrf+i) + [Gp]VjVi(X^+1) + ip)
D1^(x^)+rDGn1^^+1)+0OX
- [DJ,] + [DGpJv
dx
Voltage across the capacitor is updated as follows:
v*+1 = [D]([S]b*+1 + a£ + b*+1)
(3.42)
(3.43)
where, vc is the vector of voltages across the capacitors. The vector of current sources is updated
as follows,
i^-1 = [Gp]Ve+1
= [GPD]([S] b*+1 + a* + b*^) (3.44)
All other formulations will be the same as mentioned in Subsection 3.3.1.
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3.5.2 Relaxation Factor
Modified Newton's Method with relaxation factor is used for solving nonlinear problems in
different fields, such as magnetic field analysis [42] and heat transfer problems [9]. This method
is also used to accelerate the convergence characteristics of a nonlinear finite-element in magnetic
field analysis [11]. This idea of relaxation factor is used to modify Newton's method for handling
strong nonlinearity and to improve the convergence as well. This idea works well with Pseudo-
Transient approach, so his implementation is limited to this approach only. Modification with
relaxation factor of Eq. (3.22). is given by
K+i = (I - X)K + xF([S] b* + a0) (3.45)
where ? is the relaxation factor and 0 < ? < 1, different names are used for this factor in
different fields, the name, relaxation factor is used as in the references mentioned in this section.
Eq. (3.45). is in principle similar to Eq. (2.45). when [Mps] = Xj[I]. One case of convergence
improvement with relaxation factor is depicted in Fig. 3.7. Original sequence generated by timing
analysis of the voltages across the pseudo-circuit is not convergent, so steady state oscillation is
observed. Selection of relaxation factor along with MPE extrapolation of reflected waves make
this sequence convergent.
Simplified Pseudo-code with Relaxation Factor
In the present implementation, the iteration is reset when Newton iteration of decoupled equa-
tions or the original timing iteration is not convergent. Exploration of a method to find the
optimum value of ? may save some simulation time here. A simplified Pseudo-code of the simu-
lator with relaxation factor is presented here,
3.6 Application of MPE in relaxation method
It is shown in Section 2.6 that relaxation methods converge linearly when may converge to
solution. Fixed-point iterative scheme of power waves conserves this convergence property too.
Eq. (3.30), can be rewritten as
(bn+i - bsoi) = [JFS] (bn - bsoi),
=^> bn+1 = [JFS] bn + [I - JfS] bsol (3.46)
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Figure 3.7: Convergence improvement with relaxation factor over plain relaxation
Algorithm 3.5.1 Algorithm for Timing Analysis of Power Waves using Relaxation Factor
repeat
? is set to 1 or some optimum value
save the results from previous time step and use those as initial guess
repeat
apply Eq. (3.45). for K iterations
apply MPE extrapolation
if (Newton's method or timing analysis is not convergent) then
reset the timing analysis and reset all vectors to initial guess
reduce the value of ?
end if
until {error < e)
increase time, t = ? + h
until (t < tend)
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where bsol is the solution of the Eqs. (3.22), or (3.32). ? is the iteration number. In Eq. (3.46).
iterative sequence bn is expressed in the same way as cr stated in Eq. (2.64). Here, [JFS] is a
fixed matrix and [I - 3FS] bsol is a vector. To employ MPE, K terms of the sequence generated
from Eq. (3.46) are used.
bm+1 = [JFS] bm + [I - JFS] hsol,
brn+K = [JfS] bm+ftr_! + [I - JFS] bso/ (3.47)
And the difference vectors are defined as follows:
wbr. = Abr
Dm+r+1 t>m+r
If the eigenvalue of [JFS], ? f 1 and ||JFS|| < 1 then iterative sequence stated by Eq. (3.47),
has a unique fixed point,
bp = [J^S] bp + [I - JFS] bsol,
^bp = [I - JfS]"1 [I - J^S] biol (3.48)
where bP is the fixed point of the sequence. Note that, number of vectors to extrapolate (K) is set
as simulation parameter in his proposed approach. And the vector qb = [qbQ, qbl, ..., qbK_1}T
of unknown coefficients of polynomial of [JFS] is a solution of the system of equations
[Wb]qb = -WbK (3.49)
where [Wb] is the difference matrix of size nnl ? K (nnl is the number of nonlinear device ports),
wbK is the Kth difference vector which is of size nnl. Now multiplying transpose [Wb]T to both
side of the Eq. (3.49), it is found,
[Wb]T[Wb]qb = -[Wb]Twb^
=>[Wbq]qb = -wsb\ (3.50)
where [Wbq] is square matrix of size K ? K and wbq is a vector of size K. So the solution of
Eq. (3.50). is given by
qb = -[WF]-1W^ (3.51)
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The inverse does not exist if K > nnll but in the presented work K is always smaller than nni.
The fixed-point can be calculated the same way as mentioned in Eq. (2.74).
m+K
S qbrbr
bP = ?-?^G- (3-52)
r=m-fi
The computational cost of MPE is roughly equivalent to the cost of decomposing a square
matrix of size K. For medium and large circuits K is smaller than the number of nonlinear
ports. MPE converges quadratically if the vector sequence is close to the solution. Thus the
combination of fixed-point plus extrapolation could achieve in principle a performance similar to
Newton's method.
3.6.1 Simplified Pseudo-code
A simplified Pseudo-code of the simulator is presented in Algs. (3.6.1), the sequences are
similar for both fixed-point iteration with Newton's method and fixed-point iteration with Newton-
Jacobi method.
Algorithm 3.6.1 Algorithm of Fixed-point Iterative Scheme of Power Waves
repeat
initial guess is set to the results in previous step
repeat
apply Eq. (3.22), or Eq. (3.32), for K iterations
apply MPE extrapolation
until {error < e)
increase time, t = t + h
until (i < tend)
3.7 Reflected Power Considerations
Pure relaxation approach stated by Eq. (3.22), is guaranteed not to diverge to infinity, even
if the initial guess is far from the solution. This property is a direct consequence of using
power waves and is important because it ensures that device models always have a physically
meaningful excitation and thus numerical problems can be avoided. The total reflected power at
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each iteration is given by |b^+1|2, where the bars denote the Euclidean Norm, and is bounded
by
lbn+l|2 < Pmax + LSc| [S] b*n + ^f (3.53)
where L5c is a scalar and 0 < L5c < 1 for locally passive nonlinear devices and Pmax is the
maximum power that can be transmitted from the nonlinear devices to the network during one
time step and is given by
Ea
hPmn.* = -T^ (3.54)
where EA is the total energy stored in nonlinear capacitors and inductors and h is the time step.
If it is assumed that the upper bound is propagated from the first iteration, the result obtained
(originally shown in [12]) is as follows:
lim |b*+1|2 < -(P^x + L50Ia0I2) (3.55)
Chapter 4
Simulation Results and Discussions
Transient simulations of several circuits performed using the different methods proposed is this
work are presented in this chapter. Nonlinear device models are modelled accurately including
nonlinear capacitors. This is the first time a wave-based transient analysis is used for circuits
of this complexity. Results from the standard state-variable transient analysis in fREEDA are
assumed to be correct, as this analysis has been previously verified against measurements and
results from other circuit simulators [51, 10] on most of the circuits considered in this chapter.
All simulations use fixed time step and the same absolute tolerance equal to 10~8. Reference
port impedance is considered as constant throughout the simulation.
All the analysis methods in fREEDA are saved in ^ \freeda — 1 .x\simulator\analysis
directory. The regular transient analysis in fREEDA is named as tran2 (source file is SV-
Tran.cc). The Transient analysis methods, developed for this research are wavetran (source
file is WaveTran.cc), wavetran2 (source file is WaveTran2.cc) and wavetranpseudo (source file is
WaveTranPseudo.ee). wavetran is the transient analysis based on relaxation of power waves and
Newton's method, wavetranË is the transient analysis based on relaxation of power waves and
Newton-Jacobi method and wavetranpseudo is the transient analysis based on timing analysis
of power waves across pseudo-circuit. All the codes are written by the explicit use of Matrix
Template Library (MTL). Some of the common simulation parameters are
1. "tstop" - Stop time (s),
2. "tstep" -Time step (s),
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3. "im" - Integration method,
4. "out_steps" - Number of steps skipped for output simulation progress,
5. "zref" - Reference nonlinear port impedance (O),
6. "toi" - Tolerance for nonlinear iterations.
In this Chapter, Wave-Transient is used to denote wavetran, Wave-Transient2 represents
wavetran2 and Pseudo-Transient represents wavetranpseudo. Finally Regular-Transient is used
to denote tran2.
4.1 Single MESFET Amplifier
The single MESFET amplifier circuit used in the simulations, is shown in Fig. 4.1. The
MESFET is modelled using the Curtice-Ettemberg cubic model with symmetric diodes and
capacitances [13]. Element values are as follows: Rcri2 = RcriL — 50 O, Lcrl2 = 1 nH , Ccrl2 =
200 pF, Rcrll = 100 O, Lcrll = Lcrl3 = 15 nH, Rcrl3 = 10 O, RcrU = 1.144 O and CcrlL =
20 pF. The source values are VcrlBIAS = -0.4 V, VCTldd = 3 V. Amplitude and frequency of
Veris are 1 V and 5.1 GHz respectively and zref = 200 O.
4.1.1 Simulation Results and Outputs
Simulation results for single MESFET amplifier is shown in Table 4.1, all the results presented
here are in average per time step except Newton Iteration, this is the average value per relaxation
iteration and the term plain refer to the methods without MPE. This convention will be followed
for other circuits also. The methods are slower than the regular transient analysis in fREEDA
as expected, because the total number of equations and unknowns to be solved is twice than
that of in regular transient and relaxation method is slower than Newton's method. Though
the proposed approaches are slower for the MESFET amplifier and the next three circuits,
the results are presented here mainly to demonstrate the correctness of the methods. For all
the methods on average one Newton iteration is required, so overhead for iterating waves is
not expensive. Extrapolation improves the performance significantly for Wave_Transient and
Pseudo.Transient. Wave_Transient2 converges to the solution as soon as the Newton-Jacobi
iteration converges when there is only one nonlinear device (the whole scattering matrix in
considered inside nonlinear iteration loop). But sometimes it takes more than 2 iterations to












Figure 4.1: Single MESFET amplifier
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Table 4.1: Summary of Simulation Results for Single MESFET amplifier
Methods Wave-Transient Wave_Transient2 Pseudo_Transient
Nonlinear Ports
Time steps 200
Iterations (plain) 29 22.25
Iterations (MPE) 12 12.29
K






0.67 s 0.26 s 0.69 s
Simulation Time
(MPE)
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converge because of the larger value of tolerance of nonlinear iteration loop than the actual
relaxation loop (as just the approximation from the nonlinear iteration is needed). For MESFET
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Figure 4.2: Outputs from Wave-Transient method single MESFET amplifier
Outputs for MESFET amplifier from different methods are shown in Fig. 4.2, 4.3 and 4.4
respectively. All outputs from his proposed methods coincide with the output from regular
transient, so his methods converge to correct solution for single MESFET circuit.
4.1.2 Convergence Rate Analysis
Convergence improvements with extrapolation are shown in Fig. 4.5, 4.6 and 4.7 respectively.
All the convergence plots are for some representative time step. Convergence rate is more or less
linear for Wave-Transient and Pseudo-Transient methods without extrapolation, which turns into
superlinear (i.e., faster than linear but slower than quadratic) with the aid of MPE extrapolation.
Wave-Transient2 has better convergence rate than the other two and there is no considerable










Figure 4.3: Outputs from Wave_Transient2 method for single MESFET amplifier



















Figure 4.5: Convergence comparison from Wave-Transient method for single MESFET amplifier
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Figure 4.7: Convergence comparison from Pseudo-Transient method for single MESFET amplifier
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improvement with MPE on that analysis.
4.2 X-band MMIC LNA
MESFET 2 I MESFET 1 Spiral
Transmission Inductors
Lines
Figure 4.8: X-band MMIC LNA (LMA 411)
Analog circuits called Monolithic Microwave ICs (MMICs) are usually used to downconvert
a modulated microwave signal to a baseband signal or upconvert the baseband signal to a mi-
crowave signal. Several sub-circuit types, such as low noise amplifiers, mixers, power amplifiers,
oscillators, and switches belong to MMIC family [35]. Fig. 4.8 is an X-band MMIC low noise
amplifier (LNA) (LMA411). This is a low noise pHEMT LNA using 0.25 µt? technology. First
amplifier (MESFET 1) is 300 µt? (6x50 µt?) wide and second is 400 µt? wide, GaAs substrate
thickness is 100 µt? with silicon nitride passivation and DC supply required is 6 volts. Reference
port impedance, zref = 50 O.
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Table 4.2: Summary of Simulation Results for X-band MMIC LNA

































4.2.1 Simulation Results and Outputs
Simulation results for X-band MMIC LNA is shown in Table 4.2. The methods are slower
than the regular transient analysis in fREEDA for same reason explained for previous circuit.
On average almost one Newton iteration is required for X-band MMIC LNA. Tolerance for the
Newton iteration is greater than the actual tolerance of relaxation loop because an approximation
of the solution is needed, not exact solution. When the iterations are close to the solution,
sometimes the error for Newton iteration is greater than the tolerance itself, so iterations do
not enter the Newton iteration loop. That is why, the average Newton iteration is slightly less
than 1. Extrapolation improves the performance significantly for all the methods especially
for Wave_Transient2. Wave_Transient2 without MPE is much slower than other two methods
because of a dominant element in [S0] which slows down the overall relaxation scheme, but in
Wave-Transient and Pseudo-Transient [S] is taken into account as a whole.











0.2 0.4 0.6 0.8
Time (ns)
1.2 1.4
Figure 4.9: Outputs from Wave-Transient method for X-band MMIC LNA
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Figure 4.10: Outputs from Wave_Transient2 method for X-band MMIC LNA
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Figure 4.11: Outputs from Pseudo-Transient method for X-band MMIC LNA
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Outputs for X-band MMIC LNA from different methods are shown in Fig. 4.9, 4.10 and 4.11
respectively. As shown all the methods converge to correct solution for this circuit.
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Figure 4.13: Convergence comparison from Wave_Transient2 method for X-band MMIC LNA
Convergence improvements are shown in Fig. 4.12, 4.13 and 4.14 respectively. Like the
previous circuit, all the convergence plots are for some representative time step. Convergence
rate is more or less slow for all the methods without extrapolation, which turns into a faster one






Figure 4.14: Convergence comparison from Pseudo-Transient method for X-band MMIC LNA
with the aid of MPE extrapolation. Convergence rate for Wave_Transient2 without MPE is faster
for some initial iterations but slows down after that which gains the same rate of convergence
with the help of MPE extrapolation.
4.3 Colpitts Oscillator
A Colpitts oscillator is one of a number of designs for electronic oscillator circuits using the
combination of an inductor (L) with a capacitor (C) for frequency determination. This type
of oscillator is simple in design and robust, as only a single inductor is needed. The Colpitts
oscillator used here, is originally taken from [47] which used a capacitive voltage divider in the
LC tank circuit. The oscillator circuit is shown in Fig. 4.15 and the element values are the same
as that used in [34]: Ccr21 = Ccr22 = 2 pF, Ccr2c = 400 pF, Ccr2B = 100 pF, Lcr21 = 1 µ?,
Rcr21 = 8 ?O, Rcr22 = 2 kü, Rcr2c = 2.4 kQ, Rcr2E = 1.3 ?O, Vcr2CC = 11 V, BFcr2 = 100,
BRcr2 = 1 and zref = 50 O.
4.3.1 Simulation Results and Outputs
Simulation results for Colpitts Oscillator is shown in Table 4.3. The methods are slower than
the regular transient analysis for the same reason explained for previous circuits. On average
almost one Newton iteration is required for Colpitts Oscillator and it's slightly less than 1 due
to the same reason explained for previous circuit. Extrapolation improves the performance
significantly for Wave_Transient and Pseudo_Transient. Wave_Transient2 is much faster than





Figure 4.15: Colpitis Oscillator
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Table 4.3: Summary of Simulation Results for Colpitis Oscillator
Methods Wave-Transient Wave-Transient2 Pseudo-Transient
Nonlinear Ports
Time steps 7500
Iterations (plain) 45 34.38
Iterations (MPE) 10 9.27
K






67.84 s 1.1 s 64.96 s
Simulation Time
(MPE)
16.38 s 8.07 s 18.36 s
Simulation Time
(Regular-Transient)
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other two methods for Colpitts Oscillator due to the same reason mentioned for MESFET circuit












Figure 4.16: Outputs from Wave-Transient method for Colpitts Oscillator
Outputs for Colpitts Oscillator from different methods are shown in Fig. 4.16, 4.17 and 4.18
respectively. As shown all the methods converge to correct solution.
4.3.2 Convergence Rate Analysis
Convergence improvements are shown in Fig. 4.19, 4.20 and 4.21 respectively. Similar to
previous circuits, all the convergence plots are for some representative time step. MPE does
not influence the convergence rate for Wave_Transient2 at all. For other two methods rate of
convergence is slower without extrapolation, which turns into a faster one with the aid of MPE
extrapolation.












Figure 4.17: Outputs from Wave_Transient2 method for Colpitts Oscillator
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Figure 4.19: Convergence comparison from Wave-Transient method for Colpitts Oscillator














Figure 4.21: Convergence comparison from Pseudo_Transient method for Colpitts Oscillator
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4.4 Soliton Line, a Nonlinear Transmission Line
50 O% output
Figure 4.22: Model of the Soliton Line
A nonlinear transmission line is considered in many works as an extreme test of the perfor-
mance of transient and steady-state simulators [8]. Nonlinear transmission lines (NLTLs) are used
in a variety of high speed, wide bandwidth systems including picoseconds resolution sampling
circuits, laser and switching diode drivers, test waveform generators, and mm-wave sources [37].
Nonlinearity, dispersion and dissipation are the three fundamental characteristics of NLTLs. The
NLTL, presented here, consists of coplanar waveguides (CPWs) periodically loaded with reverse
biased Schottky diodes. Diode-based NLTLs (used for pulse generation) are extremely nonlinear
which is used to test the robustness of circuit simulators. The NLTL regarded here is designed
with a balance between the nonlinearity of the loaded nonlinear elements and the dispersion of
the periodic structure which results in the formation of a stable soliton [40], [23]. So the NLTL
is entitled as Soliton Line in this work.
The Soliton Line is modelled using generic transmission lines with frequency-dependent loss
and Schottky diodes [13]. Skin effect is also taken into account in the modelling of the transmis-
sion lines. The Soliton Line model is shown in Fig. 4.22 and is excited by a 9 GHz sinusoid. The
Soliton Line is designed for a 24 GHz initial Bragg frequency, 225 GHz final Bragg frequency,
0.952097 tapering rule, and 120 ps total compression. It contains 48 sections of CPW transmis-
sion lines and 47 diodes. The drive is a 27 dBm sine wave with —3 V dc bias. Reference port
impedance, zref = 440 O
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Table 4.4: Summary of Simulation Results for Soliton Line
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Simulation Time
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4.4.1 Simulation Results and Outputs
Simulation results for Soliton Line is shown in Table 4.4. Difference between the simulation
time for the proposed methods and the standard method is decreasing with the increase of the
number of nonlinear elements. Extrapolation does not effect the simulation time considerably,
even sometimes it has negative impact also. For Wave_Transient2 the cost of extrapolation is
worse than it's actual improvement. Newton-Jacobi method improves the rate of convergence of
the fixed-point iteration but the cost of calculations effects the simulation time.
Outputs for Soliton Line from different methods are shown in Fig. 4.23, 4.24 and 4.25 re-
spectively, some zoom in plots of strongly nonlinear parts are presented also. As presented all
the methods converge to correct solution.
4.4.2 Convergence Rate Analysis
Convergence enhancements with MPE are shown in Fig. 4.26, 4.27 and 4.28 respectively.
Similar to previous circuits, all the convergence plots are for some representative time step. The
value of K and the number of iterations without MPE is very close, that is why convergence
improvement is not achieved considerably, sometimes the cost of computation for MPE is ex-
pensive than its actual improvement. So both the curves are close to each other (especially for
Wave_Transient2) in all graphs and the rate of convergence is linear.
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Figure 4.23: Outputs from Wave_Transient method for Soliton Line
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Figure 4.24: Outputs from Wave_Transient2 method for Soliton Line
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Figure 4.25: Outputs from Pseudo-Transient method for Soliton Line




Figure 4.26: Convergence comparison from Wave-Transient method for Soliton Line
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Figure 4.27: Convergence comparison from Wave_Transient2 method for Soliton Line
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Figure 4.28: Convergence comparison from Pseudo_Transient method for Soliton Line
4.5 Multi-MMIC-Soliton Line
The Multi-MMIC-Soliton Line, shown in Fig. 4.29 is composed of 5 MMIC LNA each con-
nected to a Soliton Line at the output stage, each LNA fed with sinusoid of different frequency.
Clamping of the MMIC output is required to feed to soliton line otherwise the output behaviour
will be different from the output of MMIC, output of the soliton line without clamping is shown
in Fig. 4.30. A —6 V DC supply is used to clamp the output of MMIC. Clamper circuit param-
eters and resistor values are as follows: CcrJt = 20 pF and LCT^ = 20 nH, RCr4L — 100O and
RcHp = 80 O.
4.5.1 Simulation Results and Outputs
Simulation results for Multi-MMIC-Soliton Line is shown in Table 4.5. Fixed-point iteration
with decoupled approach of handling nonlinearity overcomes the regular approach of transient
analysis for this size and type of circuits as it is not required to decompose a big matrix. For
this circuit Wave_Transient2 is faster than Wave_Transient due to the dominant elements in the
block diagonal pattern of scattering matrix. MPE improves the performance for all methods,
considerable improvements are found in Wave_Transient2 and Pseudo_Transient.
Outputs for Multi-MMIC-Soliton Line from different methods are shown in Figs. 4.31, 4.32;
4.33, 4.34; 4.35, 4.36 respectively, some zoom in plots are presented also. All the methods







































Figure 4.29: Multi MMIC Soliton Line
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Table 4.5: Summary of Simulation Results for Multi-MMIC-Soliton Line
Methods Wave-Transient Wave.Transient2 Pseudo-Transient
Nonlinear Ports 255
Time steps 4000
Iterations (plain) 17 19 23.27
Iterations (MPE) 13 15.63
K






2858.58 s 3944.49 s 4134.04 s
Simulation Time
(MPE)











Figure 4.30: Output2 from Wave_Transient method without the clamping circuit















Figure 4.31: Output2 from Wave_Transient method for Multi-MMIC-Soliton Line


















Figure 4.32: Output5 from Wave_Transient method for Multi-MMIC-Soliton Line


















Figure 4.33: Output.2 from Wave_Transient2 method for Multi-MMIC-Soliton Line















Figure 4.34: Outputö from Wave_Transient2 method for Multi-MMIC-Soliton Line











Figure 4.35: Output2 from PseudoJTransient method for Soliton Line

















Figure 4.36: Output5 from Pseudo_Transient method for Soliton Line
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4.5.2 Convergence Rate Analysis
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Figure 4.38: Convergence comparison from Wave_Transient2 method for Multi-MMIC-Soliton Line
Convergence improvements with MPE are shown in Fig. 4.37, 4.38 and 4.39 respectively. Like
the other circuits, all the convergence plots are for some representative time step. As shown,
considerable convergence improvement is found by using MPE. For Wave_Transient2 iterations
move toward the solution in a faster rate but slow down after certain point, the rate is further
improved by using MPE.





Figure 4.39: Convergence comparison from Pseudo-Transient method for Multi-MMIC-Soliton Line
4.6 Summing Amplifier
Summing amplifier shown in Fig. 4.40 is implemented with a 741 operational amplifier (26
BJTs) and a resistive feedback network. This circuit contains BJTs that are not locally passive
all the time and it has a feedback connection. This circuit is used to test the correctness of
solution using the proposed methods for circuit containing large number of nonlinear elements
that are not locally passive all the time. 15 V rail to rail supply is used for the operational
amplifier and the resistor values are as follows: Rcr6i = 5 &O, Rcr62 = 20 kQ, Rcr64 = 20 kfl and
Rcr63 = 3.33 kQ,. Amplitude and frequency for Vcr61 are 0.1 V and 10 KHz respectively and for
V^62 the values are 1 V and 100 KHz respectively.
4.6.1 Simulation Results and Outputs
Simulation results for summing amplifier is shown in Table 4.6. Here, all the approaches
are compared with Regular_Transient using different time step, Wave_Transient is compared
using 5 ns time step, Wave_Transient2 is compared using 4 ns time step and Pseudo_Transient
is compared using 0.2 µß. Fixed-point iterative scheme is considerably slower than the regular
transient analysis approach for this summing amplifier though MPE improves the performance
markedly. Most of the BJTs are not locally passive during the analysis, so convergence is not
guaranteed. Local convergence can be achieved by using a smaller time step as mentioned in
Section 3.3.2, but required simulation time is increased in significant extent. For strongly coupled






Figure 4.40: 741 Operational Amplifier Circuit and Summing Amplifier
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Table 4.6: Summary of Simulation Results for Summing Amplifier
Methods Wave-Transient Wave_Transient2 Pseudo-Transient
Nonlinear Ports 78
Step size 5 ns 4 ns 0.2 ßs
Time steps 8000 10000 200
Iterations (plain) 112 > 150 N/C
Iterations (MPE) 69 63 253.23
K 10






6331.09 s > 10000 s N/C
Simulation Time
(MPE)
4041.62 s 7341.96 s 500.66 s
Reset Time N/A N/A 58.49 s
Simulation Time
(Regular-Transient)
183.22 s 226.53 s 6.63 s
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circuit with feedback connections iterated timing analysis (Wave-Transient and Wave.Transient2)
and timing analysis (Pseudo-Transient) is noticeably slower than the regular approach using
Newton's method [3]. With Pseudo_Transient method time step size can be increased up to a
certain point by resetting the iterations and scale down the reflected waves by relaxation factor
at the expense of resetting time. But without MPE timing analysis of the pseudo-circuit is not
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Figure 4.41: Outputs from Wave-Transient method for Summing Amplifier
Outputs for summing amplifier from different methods are shown in Fig. 4.41, 4.42 and 4.43
respectively. As shown, all the methods converge to correct solution for this circuit.
4.6.2 Steady-state Oscillations
Some steady-state oscillations obtained for the summing amplifier are shown in Fig. 4.44.
Some representative time steps (greater than the time step for which the sequences converge)
are used to generate the sequences using Wave-Transient and Wave_Transient2 methods.






Figure 4.42: Outputs from Wave_Transient2 method for Summing Amplifier
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Figure 4.43: Outputs from Pseudo-Transient method for Summing Amplifier
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Figure 4.44: Steady-state oscillation from different sequences
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Conclusion and Future Research
5.1 Summary of Research Works and Original Contributions
A nonlinear transient analysis based on state variables and relaxation of power waves has
been presented for the first time. Three variations of the approach have been demonstrated: plain
relaxation of waves, block Newton-Jacobi with wave variables and a Pseudo-Transient analysis
at each time step. Newton-Jacobi and Pseudo-Transient approaches were proposed to make the
method convergent for a wider variety of circuits. In addition these methods have been combined
with MPE extrapolation to improve the convergence rate of these formulations. This was also
reported here for the first time. Finally the proposed methods have been demonstrated with
nonlinear circuits of different size and variety.
The well-behaved numerical properties given by the parametric formulation of the nonlin-
ear device equations are attained at the expense of having to solve for state variables. The
plain relaxation and Pseudo-Transient approaches using power waves can not diverge to infinity.
This assures physically meaningful excitation to nonlinear device models and thus numerical
ill-conditions can be circumvented. The block Newton-Jacobi presented here would have to be
modified to have this property. Indicative improvement of convergence of relaxation methods is
achieved by the utilization of MPE extrapolation. The demonstrated approach is always conver-
gent for any circuit containing only locally passive nonlinear devices regardless of the initial guess.
Furthermore, for circuits that contain mostly locally passive nonlinear devices and transistors
separated by important parasitic passive networks the proposed method is usually convergent.
As the size of the circuit increases the proposed method becomes more efficient because it is
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not required to decompose a large matrix in each iteration. Since the only step that can not be
computed locally is a matrix-vector multiplication ([S] x F( )), the method may be suitable to
develop a parallel algorithm.
Despite these attractive properties several issues remain to be solved to make the approach
practical for general circuit simulation. For smaller circuits, the presented approach is slower
than the regular methods. One of the reasons for that is to solve for twice as many variables at
the nonlinear device level (the state variables plus the reflected waves). Another reason is the
slower convergence rate of the approach compared to Newton's method. Finally, the algorithm
was not implemented with efficiency as the main priority. The proposed relaxation method is
significantly slower than the regular methods for circuits containing high gain, strongly coupled
nonlinear devices and feedback connections (e.g., summing amplifier with operational amplifier
741). Additionally, convergence is not guaranteed for the circuit that contains nonlinear elements
that are not locally passive. In presence of parasitic capacitor or inductor convergence can be
achieved by reducing the time step size, but total simulation time increases in a great extent
with this smaller time step. Though the proposed algorithm can readily be implemented in a
parallel computer system, the cost of communication may cancel any performance gain of the
approach.
5.2 Future Work
There are several directions left open in this research for future work. The major one is
the exploration of different numerical methods and techniques to assure convergence for any
circuit, this would be a remarkable contribution. There are ample opportunities to improve the
performance of circuit simulators in a greater extent by implementing those in parallel computer
systems. By the development of multi core processors, the implementation is not limited to
cluster computers only. It is possible to utilize both in a single program if the computers in a
cluster are equipped with multi core processors. The proposed approach can be modified easily to
develop a parallel algorithm. Most of the data type used in the simulator is double-precision 64-
bit floating point, so all the operations to simulate a circuit are mainly double-precision floating
point operations. GPU (Graphics Processing Unit) is more powerful than the PC (Personal
Computer) processors in terms of floating point operation. As of 2008, the fastest PC processor
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Intel Core i7 965 XE (quad-core) perform over 70 GFLOPS (Giga Floating Point Operations
per Second) in double-precision floating point whereas AMD ATI Radeon HD 5970 is capable
of 928 GFLOPS in double precision [60]. The performance is even better for single-precision
floating point operation. The technique of using a GPU to perform computation in applications
traditionally handled by the CPU is termed as GPGPU (General Purpose computing on Graphics
Processing Units). The idea of GPGPU in circuit simulation is quite new, there are some works
related to the evaluation of transistor model equations using a GPU [45, 33]. So an attempt
could be made to use GPU for performing the calculations for each nonlinear device, this will
improve the performance of the approach considerably. A greater portion of current simulation
time can be saved by using variable time step. Before attaining the steady-state, smaller time
step is required, but after that time step size can be made longer. As discussed in [12], the time
step can be made variable in the proposed approach at the expense of one matrix decomposition
(calculation of scattering matrix, [S]) each time the step size is changed.
5.2.1 Waveform Relaxation of Power Waves
The fixed-point iterative scheme, developed in this work, can be implemented in parallel
in principle. But the communication cost in each iteration will reduce the performance of the
simulator while implemented in parallel in cluster computers (i.e. using MPI-Message Passing
Interface). Though Multi-Thread or Multi-Processor implementation (i.e. using OpenMP-Open
Multi-Processing) may improve the performance, more efficient parallel algorithms can be devel-
oped using WR of power waves to utilize both computer clusters and multi-thread in the same
simulator. In parallel WR approach, iterates are communicated between processors only after
having been computed over a time interval [56, 28, 19].
The basic idea would be the propagation of the power waves between linear and nonlinear
subnetworks, the same as implemented here. But instead of the time discretized value of the vec-
tors, the whole waveform of reflected and incident waves have to be calculated at each iteration.
Eq. (3.18). can be rewritten as follows:
awr+i(t) = [S] bwr(t) + a0(i) (5.1)
where, wr denotes the iteration number in WR method and the power wave vectors defined as
CHAPTER 5. CONCLUSION AND FUTURE RESEARCH 125
follows:
and a0(i) = - [Msv D"1 - D] _1 S5v(*)
Similarly Eq. (3.22). can be expressed as follows:
bwr+1(t) = F([S]b^(í) + a0(í)) (5.2)
The WR method is planned to implement using the same procedure mentioned in Subsection









Newton's method (also known as the Newton-Raphson method) is a well-known technique in
Numerical Analysis used for finding successively better approximations to the roots of a real-
valued function. Let, fa(y) is a function of y and f'a{y) be its derivative, our initial guess of




this successive approximation is repeated until a sufficient accuracy is achieved.
Vnt+1 = ynt--FTf G (A.l)JaKUnt)
where nt is the iteration number. This method generally with some modifications is used to solve
the systems of nonlinear equations and most notorious in circuit analysis also. Let FQ(Y) = 0
is the vector notation of na nonlinear equations in na variables where Y e R"a and F0 : Mna —»¦




If Fa : Rna
follows
fana(yi,---,ynJ
??* is differentiate then Jacobian matrix, [J^] of function Fa(Y) is defined as











So, Newton's method is generalized to find the solutions of vector function Fa(Y) = 0 as follows:
Ynt+l — Ynt — [J^a (Ynt)] [F0(Y;ntj (A.2)
The most important observation is that Newton's method is based on decomposition of Jacobian
matrix, [Jpa (Y)] of size na ? na in each iteration.
Appendix B
Fixed Point Iteration
y? is a fixed point of a function g(y) if and only if g(yp) — yp. Let us say, we are attempting to
solve the equation f(y) = 0. Now if we rewrite the equation in the form to find the fixed point,
y — 9 (y) and finding a value of y for which y = g (y) is thus equivalent to finding a solution of
the equation f(y) = 0. Fixed point iteration is a method of computing fixed points of a function
in an iterative approach. Suppose our initial assumption yQ lies near a fixed point, y? of function
g(y), iterative scheme under appropriate circumstances to find the fixed point of the function
can be exploited as follows:
Vf+i = 9(Vf) until \yf+1 - y}\ < e(/?)
where / = 0, 1, 2, . . . is the successive iteration number and e(/?) is a predefined tolerance.
Appendix C
State Variable Approach
Currents are directly expressed as a function of voltages in a traditional way of circuit analysis.
But in the state variable approach, a independent variable xsv(t) is introduced to express both
currents and voltages. This approach was first proposed for Harmonic Balance (HB) simulation in
[57] . The state variables may be selected to attain robust numerical characteristics that provides
great flexibility for the design of nonlinear device models [8]. For example, we will present the
parameterized diode model as depicted in [57]. Conventional current equation for diode (for
didactic purpose we are not including the full model) is as follows:
id{t) = /sai(ea^(i) - 1)
where, id is the current and u<¿ is the voltage across a p-n junction diode, Isat is the saturation
current or scale current (typical value 10"12 A) and as = ——-, VT is the thermal voltage (26 mVTUiVx
at normal temperature) and m, is the diode ideality factor (for silicon diodes m% is approximately
1 to 2).
As proposed in [57], the parametric model of diode is as follows:
xsv(t) if xsv{t) < V1
Vd(t) = { ?V1 + -In(I + as(xsv(t) - V1)) if xsv{t) > V1
a..
id(t) Isat{ea°x™{t) - 1) if xsv{t) < V1
Isatea^{l + as(xsv(t) - V1)) - Isat if xsv(t) > V1













Figure Cl: Relation between i>¿ and i¿
d-x,„ graph of a p-n junction diode
x,v V
Figure C2: Relation between xsv and i¿
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vd-x graph of a p-n junction diode
Figure C. 3: Relation between xsv and v¿
Current has an exponential dependence on voltage in a diode (Fig. Cl) that is a strong source
of numerical shortcoming as this exponential function creates convergence difficulties when the
voltage is updated during nonlinear iteration as in normal circuit simulation. A small change
in voltage can result a large current changes after the threshold voltage, so large variations in
error function must be solved to simulate the circuit. Special consideration in voltage changes is
required to handle this type of functions so that there can only be a small change in i¿. parame-
terization annihilates the contingency of large changes that assures smooth, well behaved current
(Fig. C.2), voltage (Fig. C.3) and error function variations when the state variable is updated.
Appendix D
Modified Nodal Analysis
Modified Nodal Analysis (MNA) is a powerful method of circuit analysis. The basic idea of MNA
is to add to the set of variables used in nodal analysis (i.e., the node voltages) just enough
variables to make the solution of the circuit possible. So MNA often results in larger system
of equations than the other methods, but this method of circuit analysis is easier to implement
algorithmically for computer aided analysis of circuits. To use MNA for the analysis of circuits
usually following steps are performed:
1. Select one node as reference and name that node as node 1O' and name other nodes as ?',
'2', . . . , 'nmna — G where nmna is the number of nodes in the circuit.
2. Current through the voltage sources (independent/dependent) and inductors are assigned
a name and passive convention is followed for the flow of current (i.e., currents are assumed
to flow from positive to negative node).
3. Apply KCL in each node and currents out of the nodes are taken to be positive.
4. Write an equation for voltage sources and inductor currents.
5. Solve the system of nmna — 1 unknowns.






Figure D.I: Example circuit to explain MNA
For example, let us consider the circuit in Fig. D.I. The equations we have to consider for
analyzing the circuit are as follows:
Node 1: Cex31vex31 + ivex31
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where, vex3r is the node voltage at node r. The equations in matrix form are as follows:






































Ce*3i 0 0 0 0
0 0 Ó 0 0
0 · 0 0 0" 0
0 0 0 0 0
• o - ?''?;? cexn
0 0 0 0
0 0 0 0


































[w±mna\ ^mna\^) ~t~ [v-'mnaj ß^rnna [J1JJt ---- Or] .(t)
where [Mmna] is the MNAM of the circuit, [Cmna] is a matrix containing the capacitances and
inductances, Smna is the source vector and umna is a vector of nodal voltages and selected currents.
Highlighted portion of [Mmna] ((nmna-l) x (nmna — 1) matrix) only contains the conductances
from the resistors. Besides the highlighted portion is symmetric with positive values along the
diagonal, and only negative (or zero) values for the off-diagonal terms. Elements connected to
ground (e.g., Rex32) only appear along the diagonal whereas a non-grounded (e.g. Rex3i, Rex33)
appears both on and off the diagonal. Rest of the terms (non-highlighted) of [Mmna] is the
contributions of the selective currents (inductor currents, current through the voltage sources)
and contain positive ones, negative one or zeros. And [Cmna] contains the the contributions of
dynamic elements in the circuit and appear same way as [Mmna]. Empty entries (i.e., zeros) in
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the matrices indicate that the circuit element does not contribute to the related position. One
advantage of MNA is that all the entries of both [Mmna] and [Cmria] matrices can be written by
inspection which can easily be implemented algorithmically.
Appendix E
Example Circuit Netlists
The netlists of the circuits used in this research are provided here for future reference.
E.l Single MESFET Amplifier
.options fO = 5.1e9 method = 2 jupdm = 1
***Element Values***
inductor:ll 1 2 l=le-9
capacitorxl 2 3 c=20e-ll
inductor:12 3 7 l=15e-9
resistor:r2 7 8 r=100
***Nonlinear Element***
mesfetmiml 3 4 123 idss = 0.06 vpO = -1.906 gama = -0.015 e = 1.8
4- si = 0.0676 kg = 1.1 t = 7.0e-12 ss = 1.666e-3 igO = 7.13e-6
+ afag = 38.46 rlO = 3.5 kr = 1.111 vbc = 12 ibO = 7.13e-6 afab = 38.46
+ clO = 0.42e-12 kl = 1.282 cfO = 0.02e-12 kf = 1.282
resistores 123 0 r=1.144
inductor.13 4 5 l=15e-9
resistor:r3 5 6 r=10
capacitorxload 4 9 c=20e-12
resistor:rload 9 0 r=50.
***Sources***
vsourceivbias 8 0 vdc = -.4
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vsource:vdrain 6 O vdc = 3.
resistor:rin 11 1 r = 50
vsource:vs 11 0 f = fO vac = 1.
***Analysis***
.wavetran tstop=le-9 tstep=.005e-9 zref=200 tol=le-8 out-steps=100 im=l
***Outputs***
.out plot term 4 vt term 123 vt sub in "vds.wave.node"
.end
E.2 X-band MMIC LNA
.options f0=10e9
***Models***
.model m.linel tiinp4 (zOmag = 95.7 k=7.55 fscale=10e9 alpha=773 nsect=20 fopt=10e9 tand=0.006) .model
m.line2 tlinp4 (zOmag= 81.9 k=7.73 fscale=10e9 alpha=78 nsect=20 fopt=10e9 tand=0.006) .model m.line3
tlinp4 (zOmag = 76.2 k=7.82 fscale=10e9 alpha= 156 nsect=20 fopt=10e9 tand=0.006)
cl 2 3 6e-12
tlinp4:tl 3 0 0 0 model= "mJinel" length = 1194u
tlinp4:t2 3 0 4 0 model= "m_line2" length = 183u
mesfetc:ml 42 51 62 A0=0.09910 Al=0.08541 A2=-0.02030 A3=-0.01543
+ BETA=0.01865 GAMA=0.8293
+ VDS0=6.494 VT0=-1.2 VBI=0.8 CGD0=3f CGS0=528.2f IS=3e-12 NR=1.2 T=le-12 vbd=12
resistorrgl 41 42 r=0.83
resistonrdl 5 51 r=0.83
resistor:rsl 61 62 r=0.33
l:lgl 4 41 l=7e-12
l:lsl 6 61 l=lle-12
tlinp4:t3 6 0 8 0 model= "m.line2" length=391u
tlinp4:t4 6 0 7 0 model= "m_line2" length=401u
c:c_via4 7 0 c=17e-12
resistor:r_via4 7 0 r=6
c:c.via3 8 0 c=17e-12
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tlinp4:t5 5 0 9 0 model= "miine2" length=102u
tlinp4:t6 9 0 10 0 model= "miinel" length=368u
resistor:rl 10 11 r=10.53
resistor:r2 11 12 r = 61.53
c:c_s6 11 0 c=17e-12
tlinp4:t7 9 0 13 0 model= "mJine2" length=33u
c:c2 13 14 c=2e-12
tlinp4:t8 14 0 15 0 model= "mJinel" length=705u
tlinp4:t9 14 0 0 0 model= "m_line2" length=419u
tlinp4:tl0 14 0 17 0 model= "mJme2" length=58u
mesfetc:m2 172 192 182
+ A0=0.1321 Al=0.1085 A2=-0.04804 A3=-0.03821
+ BETA=0.03141 GAMA=0.7946 VDS0=5.892 VT0=-1.2 VBI=1.5
+ CGD0=4e-15 CGS0=695.2f
+ IS=4e-12 N=I. 2 T=le-12 vbd=12
resistor:rg2 171 172 r=0.63
resistor:rd2 191 192 r=0.63
resistor:rs2 181 182 r=0.25
l:lg2 17 171 l=16e-12
l:ld2 19 191 l=lle-12
l:ls2 18 181 l=lle-12
c:c_via8 18 0 c=17p
resistor :r.via8 18 0 r=8
tlinp4:tll 19 0 20 0 model= "mJinel" length=138u
c:cfb 20 21 c=4.28e-12
resistonrfb 21 22 r=237.4
l:lfb 22 15 l=1.268n int_res=9.55
tlinp4:tl2 19 0 23 0 model= "mJinel" length=313u
l:lp 23 24 l=1.268n int_res=1.55
resistor:rpad 24 29 r=24.93
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vsource:v2 29 O vdc=6
c:c_vial2 24 O c=17e-12
tlinp4:tl3 19 O 25 O model= "mime3" length=229u
cxload 25 26 c=6e-12
resistor:r50 26 0 r=50
***Sources***
vsource:vin 2 211 f=10e9 vac=0.1 phase=-90
vsource:vin2 211 0 f=lle9 vac=0.001 phase=-90
vsource:vl 12 0 vdc=6
***Analysis***
.wavetran tstop=4ns tstep=4ps im=l zref=50 tol=le-8 out_steps=100
***Outputs***
.out plot term 26 vt in "mmic.wavetran"
.end
E. 3 Colpitts Oscillator
***Sources***
vpulse:vs 1 0 vl=0 v2=ll tr=.01e-6 tf=.01e-6 per=10e-3 pw=3e-3
***Elements***
resistor:rc 1 2 r=2.4e3
capacitorxl 2 0 c=2e-12
inductordl 2 5 l=le-6
capacitor:c2 5 0 c=2e-12
resistor:re 4 0 r=1.3e3
capacitorxe 4 0 C=IOOe- 12
bjtnpn:ql 2 3 4 0 bf=100 br=l re=l rc=l
resistor:rl 1 3 r=8e3
resistor:r2 3 0 r=2e3
capacitorxe 5 3 c=400e-12
***Analysis***
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.out plot term 2 vt in "osc.wavetran"
.end
E.4 Soliton Line
***Options*** .options freq=9.GHz nonlin=4 rtol=le-4 ftol=rtol maxit=100
***Analysis*** .wavetran tstop=.5e-9 tstep=.lps im=l savenode=0 zref=440 tol=le-8 out_steps=500
***Sources***
vsource:l 201 0 vac = 14. vdc = -6. f = freq phase=90 tr=.le-9
resistores 201 202 r=50.
***Models*** .model carlos diode ( js=2.24e-12 alfa=21.13 e=10 ct0=1.32767e-15 r0=171.9
+ fi=l. 27517 gama=0.810205jb=l.e-5 vb=-16. )
***Transmission line parameters***
.model cline tlinp4 ( z0mag=75.00 k=7 fscale=10.e9 alpha = 59.9
+ nsect = 20 fopt=10e9)
***Diodes***
diode:dl 101 0 model = "carlos" area=271.64
diode:d2 102 0 model = "carlos" area=258.63
diode:d3 103 0 model = "carlos" area=246.24
diode:d4 104 0 model = "carlos" area=234.45
diode:d5 105 0 model = "carlos" area=223.21
diode:d6 106 0 model = "carlos" area=212.52
diode:d7 107 0 model = "carlos" area=202.34
diode:d8 108 0 model = "carlos" area=192.65
diode:d9 109 0 model = "carlos" area=183.42
diode.dlO 110 0 model = "carlos" area=174.63
diode.'dll 111 0 model = "carlos" area=166.27
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diode:dl2 112 O model = "cartas" area=158.3
diode:dl3 113 0 model = "cartas" area=150.72
diode:dl4 114 0 model = "cartas" area=143.5
diode:dl5 115 0 model = "cartas" area=136.63
diode:dl6 116 0 model = "cartas" area=130.08
diode:dl7 117 0 model = "cartas" area=123.85
diode:dl8 118 0 model = "cartas" area=117.92
diode:dl9 119 0 model = "cartas" area=112.27
diode:d20 120 0 model = "cartas" area=106.89
diode:d21 121 0 model = "cartas" area=101.77
diode:d22 122 0 model = "cartas" area=96.89
diode:d23 123 0 model = "cartas" area=92.25
diode:d24 124 0 model = "cartas" area=87.83
diode:d25 125 0 model = "cartas" area=83.63
diode:d26 126 0 model = "cartas" area=79.62
diode:d27 127 0 model = "cartas" area=75.81
diode:d28 128 0 model = "cartas" area=72. 18
diode:d29 129 0 model = "cartas" area=68.72
diode:d30 130 0 model = "cartas" area=65.43
diode:d31 131 0 model = "cartas" area=62.29
diode:d32 132 0 model = "cartas" area=59.31
diode:d33 133 0 model = "cartas" area=56.47
diode:d34 134 0 model = "cartas" area=53.76
diode:d35 135 0 model = "cartas" area=51.19
diode:d36 136 0 model = "cartas" area=48.73
diode:d37 137 0 model = "cartas" area=46.4
diode:d38 138 0 model = "cartas" area=44.18
diode:d39 139 0 model = "cartas" area=42.06
diode:d40 140 0 model = "cartas" area=40.05
diode:d41 141 0 model = "cartas" area=38.13
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diode:d42 142 O model = "carlos" area=36.3
diode:d43 143 0 model = "carlos" area=34.56
diode:d44 144 0 model = "carlos" area=32.91
diode:d45 145 0 model = "carlos" area=31.33
diode:d46 146 0 model = "carlos" area=29.83
diode:d47 147 0 model = "carlos" area=28.4
***Parasitic inductors*** inductonil 1 101 l=21.8pH
inductor:i2 2 102 1=21. 8pH
inductor:i3 3 103 1=21.8??
inductor:i4 4 104 1=21.8??
inductor:i5 5 105 1=21.8pH
inductor:i6 6 106 1=21.8??
inductor:i7 7 107 1=21.8??
inductor:i8 8 108 1=21.8pH
iriductor:i9 9 109 1=21. 8pH
inductonilO 10 110 1=21. 8pH
inductonill 11 111 l=21.8pH
inductor:il2 12 112 l=21.8pH
inductor:il3 13 113 1=21. 8pH
inductor:il4 14 114 l=21.8pH
inductor:il5 15 115 l=21.8pH
inductor:il6 16 116 l=21.8pH
inductor:il7 17 117 l=21.8pH
inductor:il8 18 118 l=21.8pH
inductor:il9 19 119 1=21. 8pH
inductor:i20 20 120 1=21.8pH
inductor:i21 21 121 1=21.8??
inductor:i22 22 122 1=21. 8pH
inductor:i23 23 123 1=21. 8pH
inductor:i24 24 124 1=21.8pH
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inductor:i25 25 125 1=21.8pH
inductor:i26 26 126 1=21. 8pH
inductor:i27 27 127 1=21. 8pH
inductor:i28 28 128 1=21. 8pH
inductor:i29 29 129 1=21. 8pH
inductor:i30 30 130 1=21. 8pH
inductor:i31 31 131 1=21. 8pH
inductor:i32 32 132 1=21. 8pH
inductor:i33 33 133 1=21.8??
inductor:i34 34 134 1=21.8pH
inductor:i35 35 135 1=21. 8pH
inductor:i36 36 136 1=21.8pH
inductor:i37 37 137 1=21. 8pH
inductor:i38 38 138 1=21.8pH
inductor:i39 39 139 1=21.8pH
inductor:i40 40 140 1=21.8??
inductor:i41 41 141 1=21.8??
inductor:i42 42 142 1=21. 8pH
inductor:i43 43 143 1=21.8pH
inductor:i44 44 144 1=21.8??
inductor:i45 45 145 1=21.8??
inductor:i46 46 146 1=21.8??
inductor:i47 47 147 1=21.8??
"""»Transmission lines** tlinp4:t0 202 0 1 0 model = "cJine" length=501.29u
tlinp4:tl 10 2 0 model =
tlinp4:t2 2 0 3 0 model =
tlinp4:t3 3 0 4 0 model =
tlinp4:t4 4 0 5 0 model =
tlinp4:t5 5 0 6 0 model =
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tlinp4:t7 7 0 8 0 model = "cline" length=728.92u
tlinp4:t8 8 0 9 0 model = "cline" length=694.00u
tlinp4:t9 9 0 10 0 model = "cline" length=660.75u
tlinp4:tl0 10 0 11 0 model = "cJme:
tlinp4:tll 11 0 12 0 model = "cJine
tlinp4:tl2 12 0 13 0 model = "cline:
tlinp4:tl3 13 0 14 0 model = "cline"
tlinp4:tl4 14 0 15 0 model = "cline"
tlinp4:tl5 15 0 16 0 model = "cline"
tlinp4:tl6 16 0 17 0 model = "cJine"
tlinp4:tl7 17 0 18 0 model = "cJine"
tlinp4:tl8 18 0 19 0 model = "cline"
tlinp4:tl9 19 0 20 0 model = "cline"
tlinp4:t20 20 0 21 0 model = "cline"
tlinp4:t21 21 0 22 0 model = "cline"
tlinp4:t22 22 0 23 0 model = "cline"
tlinp4:t23 23 0 24 0 model = "cJine"
tlinp4:t24 24 0 25 0 model = "cline"
tlinp4:t25 25 0 26 0 model = "cline"
tlinp4:t26 26 0 27 0 model = "cJine:
tlinp4:t27 27 0 28 0 model = "cJine"
tlinp4:t28 28 0 29 0 model = "cline"
tlinp4:t29 29 0 30 0 model = "cline"
tlinp4:t30 30 0 31 0 model = "cline:
tlinp4:t31 31 0 32 0 model = "cline'
tlinp4:t32 32 0 33 0 model = "cline"
tlinp4:t33 33 0 34 0 model = "cJine"
tlinp4:t34 34 0 35 0 model = "cJine
tlinp4:t35 35 0 36 0 model = "cline"
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tlinp4:t37 37 O 38 O model = "cJine" length=167.15u
tlinp4:t38 38 0 39 0 model = "ciine" length=159.14u
tlinp4:t39 39 0 40 0 model = "cJine" length= 1 5 1.52u
tlinp4:t40 40 0 41 0 model = "cJine" length=144.26u
tlinp4:t41 41 0 42 0 model = "cJine" length=137.35u
tlinp4:t42 42 0 43 0 model = "cline" length=130.77u
tlinp4:t43 43 0 44 0 model = "cJine" length=124.51u
tlinp4:t44 44 0 45 0 model = "cline" length=118.54u
tlinp4:t45 45 0 46 0 model = "cline" length=112.86u
tlinp4:t46 46 0 47 0 model = "cJine" length=107.46u
tlinp4:t47 47 0 48 0 model = "cline" length=52.41u
resistor:rl 48 0 r=50.
***Outputs***
.out plot element "diode:d47" 0 ut in "sol.wavetran"
.end
E. 5 Summing Amplifier
***Input***
vsource:v2 153 0 f=le5 vac=l delay=10e-6 phase=0
resistor:r2s 153 154 r=10.
vsource:vl 151 0 f=le4 vac=0.1 delay=10e-6 phase=0
resistorxls 151 152 r=10.
resistonrlext 152 202 r=5e3
resistor:r2ext 154 202 r=20e3
resistor:r4ext 202 23 r=20e3




vsource:vcc 100 0 vdc=7.5 tr=10e-6
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resistonrcc 1 100 r=20
vsource:vee 0 101 vdc=7.5 tr=10e-6
resistonree 101 2 r=20
***Widlar Current Source***
bjtnpmqlO 5 4 3 2 model= "MYNPN" area=l
bjtnpn:qll 4 4 2 2 model= "MYNPN" area=l
resistor:r4 3 2 r=5e3
resistor:r5 6 4 r=39e3
bjtpnp:q9 5 7 11 model= "MYPNP" area=l
bjtpnp:ql2 6 6 11 model="MYPNP" area=l
bjtpnp:ql3b 15 6 1 1 model= "MYPNP" area=3
bjtpnp:ql3a 16 6 1 1 model = "MYPNP" area=l
bjtpnp:q8 7 7 11 model = "MYPNP" area=l
*Vplus —? PIN201
*Vminus —> PIN202
*Offset nulli —> PIN14
*Offset null2 —> PIN17
***Differential Amplifier***
bjtnpn:ql 7 201 9 2 model = "MYNPN" area=l
bjtnpn:q2 7 202 10 2 model = "MYNPN" area=l
bjtpnp:q3 11 5 9 1 model = "MYPNP" area=l
bjtpnp:q4 12 5 10 1 model = "MYPNP" area=l
bjtnpn:q5 11 13 14 2 model = "MYNPN" area=l
bjtnpn:q6 12 13 17 2 model = "MYNPN" area=l
bjtnpn:q7 1 11 13 2 model = "MYNPN" area=l
resistor:rl 14 2 r=le3
resistor:r2 17 2 r=le3
resistor:r3 13 2 r=50e3
bjtnpn:ql9 16 16 20 2 model = "MYNPN" area=l
bjtnpn:ql8 16 20 21 2 model = "MYNPN" area=l
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resistonrlO 20 21 r=40e3
capacitoncc 15 12 c=30e-12
bjtnpn:ql6 1 12 18 2 model = "MYNPN" area=l
bjtnpn:ql7 15 18 19 2 model = "MYNPN" area=l
bjtnpn:q22 12 25 2 2 model = "MYNPN" area=l
resistor:r9 18 2 r=50e3
resistor:r8 19 2 r=100
bjtpnp:q23b 2 15 12 1 model = "MYPNP" area=l
bjtpnp:q23a 2 15 21 1 model = "MYPNP" area=l
***Output***
*Output —> PIN23
bjtnpn:ql4 1 16 22 2 model = "MYNPN" area=3
bjtnpn:ql5 16 22 23 2 model = "MYNPN" area=l
resistor:r6 22 23 r=27
bjtpnp:q21 25 24 23 1 model = "MYPNP" area=l
resistor:r7 23 24 r=22
bjtpnp:q20 2 21 24 1 area=l IS=IE-U RB=150 RC=50 RE=2
+BR=4 BF=50 VAF=50 TF=20E-9 CJE=0.5E-12 CJC=2E-12
bjtnpn:q24 25 25 2 2 model = "MYNPN" area=l
resistor:rl2 25 2 r=50e3
***Dummy Resistors
resistor:rdummyl 4 0 r=20e6
resistor:rdummy2 5 0 r=20e6
resistor:rdummy3 6 0 r=20e6
resistor:rdummy4 7 0 r=20e6
resistor:rdummy5 9 0 r=20e6
resistor:rdummy6 10 0 r=20e6
resistor:rdummy7 110 r=20e6
resistor:rdummy8 3 0 r=20e6
resistor:rdummy9 12 0 r=20e6
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resistor:rdummyl3 15 O r=20e6
resistor:rdummyl4 16 O r=20e6
resistor:rdummyl8 210 r=20e6
resistor:rdummy21 24 0 r=20e6
***Model*** .model MYNPN bjtnpn(IS=5E-15 RB=200 RC=200 BF=200
+BR=2 RE=2 VAF=130 TF=0.35E-9 CJE=1E-12 CJC=0.3E-12
+NE=0.33 NC=0.5 TR=400E-9 VJE=0.7 VJC=O. 55)
.model MYPNP bjtpnp(IS=2E-15 RB=300 RC=IOO RE=IO
+BF=50 BR=4 VAF=50 TF=30E-9 CJE=0.3E-12 CJC=1E-12
+NE=0.5 NC=0.5 TR=3000E-9 VJE=0.55 VJC=0.55)
***Analysis***
.wavetran tstop=.4e-4 tstep=.005e-6 zref=2e3 tol=le-8 out_steps=l im=0
***Output plot*** .out plot term 23 vt in "opamp .wavetran"
.end
Bibliography
[1] A. Fettweis, "Wave Digital Filters: Theory and Practice," IEEE Proc, vol. 74, pp. 270-327,
1986.
[2] A. Fettweis, "The role of passivity and losslessness in multidimensional digital signal pro-
cessing - new challenges," IEEE Proc. ISCAS '91, vol. 1 pp. 112-115, 1991.
[3] A. R. Newton and A. L. Sangiovanni-Vincentelli, "Relaxation-based electrical simulation,"
IEEE Trans, on Electron Devices, vol. 30, issue-9, pp. 1184-1207, 1983.
[4] A. Fiedler and H. Grotstollen, "Simulation of power electronic circuits with principles used
in wave digital filters," IEEE Trans, on Industry Applications, vol. 33, issue- 1, pp. 49-57,
1997.
[5] A. Sarti and G. De Poli, "Towards nonlinear wave digital filters," IEEE Trans, on Signal
Processing, vol. 47, issue-6, pp. 1654-1668, 1999.
[6] Alan J. Laub, Matrix analysis for scientists and engineers, 2005, The Society for Industrial
and Applied Mathematics.
[7] C. Fröberg, Numerical Mathematics, Theory and Computer Applications, 1985, The Ben-
jamin/Cummings Publishing Company.
[8] C. E. Christoffersen, "Global Modeling of Nonlinear Microwave Circuits," Ph.D. Disserta-
tion, Dept. of EE, North Carolina State University, 2000.
[9] C. Haiping, H. Taiping, "The Auto- adjustable Damping Method For Solving Nonlinear
Equations," Applied Mathematics and Mechanics, English Edition, vol. 19, issue-2, 1998.
BIBLIOGRAPHY 150
[10] C. E. Christoffersen, M. Ozkar, M. B. Steer, M. G. Case and M. Rodwell, "State variable-
based transient analysis using convolution," IEEE Trans, on Microwave Theory and Tech.,
vol. 47, issue-6, pp. 882-889, 1999.
[11] C. S. Koh, J. S. Ryu, K. Fujiwara, "Convergence acceleration of the Newton-Raphson
method using successive quadratic function approximation of residual," IEEE Trans, on
Magnetics, vol. 42, issue-4, pp. 611-614, 2006.
[12] C. E. Christoffersen, "Transient Analysis of Nonlinear Circuits Based on Waves," Proc. of
the 7th Int. Conf. on Scientific Computing in Electrical Engineering, SCEE '08, Helsinki
Institute of Technology, Finland, 2008.
[13] Compact Software, Microwave Harmonica Elements Library, 1994.
[14] Calyampudi Radhakrishna Rao, Sujit Kumar Mitra, Generalized inverse of matrices and its
applications, 1971, Wiley.
[15] D. Hill, "On the Stability of Nonlinear Networks" IEEE Trans, on Circuits and Systems, vol.
25, issue-11, pp. 941-943, 1978.
[16] D. A. Smith, W. F. Ford, A. Sidi, "Extrapolation methods for vector sequences," SIAM
Review, vol. 29, issue-2, pp. 199-233, 1987.
[17] E. I. Jury, Theory and Application of the z-Transform Method, 1964, Wiley.
[18] E. Lelarasme, "The waveform relaxation method for the time-domain analysis of large scale
integrated circuits: Theory and applications" , Ph.D. dissertation, Dept. of EECS, Univ. of
California, Berkele, 1982.
[19] E. Lelarasmee, A. E. Ruehli and A. L. Sangiovanni-Vincentelli, "The waveform relaxation
method for time domain analysis of large scale integrated circuits," IEEE Trans, on CAD
of Integrated Circuits and Systems., vol. 1, issue-3, pp. 131-145, 1992.
[20] F. P. Hart, N. Kriplani, S. Luniya, C. E. Christoffersen and M. B. Steer, "Streamlined
Circuit Device Model Development with Freeda and ADOL-C," J^th Int. Conf. on Automatic
Differentiation, Chicago, USA, 2004.
BIBLIOGRAPHY 151
[21] F. R. Gantmacher, The theory of matrices, Volume 1, 2000, American Mathematical Society.
[22] G. Borin, G. De Poli, D. Rocchesso, "Elimination of delay-free loops in discrete-time models
of nonlinear acoustic systems," IEEE Trans, on Speech And Audio Processing, vol. 8, issue-5,
pp. 597-605, 2000.
[23] H. Shi, C. W. Domier and N. C. Luhmann, "A monolithic nonlinear transmission line system
for the experimental study of lattice solutions," Jou. of Applied Physics, vol. 4, pp. 2558-
2564, 1995.
[24] H. Nagashima and Y. Amagish, "Experiment on the Toda lattice using nonlinear transmission
lines," Jou. of the Physical Society, vol. 45, pp. 680-688, 1978.
[25] I. Gohberg, P. Lancaster, L. Rodman, Matrix Polynomials, 2009, The Society for Industrial
and Applied Mathematics.
[26] IBM., "Advanced Statistical Analysis Program (ASTAP)," Program Reference Manual,
Technical Report SH20-1 118-0, IBM, 1973.
[27] J. M. Bahi, S. Contassot-Vivier, R. Couturier, Parallel iterative algorithms: from sequential
to grid computing, 2008, Chapman L· Hall/ CRC.
[28] J. K. White, Relaxation techniques for the simulation of VLSI circuits, 1987, Kluwer Aca-
demic Publishers.
[29] J. Wyatt, L. Chua, J. Gannett, I. Goknar, D. Green, "Energy concepts in the state-space
theory of nonlinear ?-ports: Part I-Passivity," IEEE Trans, on Circuits and Systems, vol.
28, issue-1, pp. 48-61, 1981.
[30] K. Meerkötter and R. Scholz, "Digital simulation of nonlinear circuits by wave digital filter
principles," IEEE Proc. ISCAS '89, pp. 720-723, 1989.
[31] K. Meerkötter and T. Felderhoff, "Simulation of nonlinear transmission lines by wave digital
filter principles ," IEEE Proc. ISCAS '92, vol. 2, pp. 875-878, 1992.
[32] K. Muroya and S. Watanabe, "Experiment on lattice soliton by nonlinear LC circuit - Energy
of soliton" Jou. of the Physical Society, vol. 50, pp. 2762-2769, 1981.
BIBLIOGRAPHY 152
[33] K. Gulati, J. F. Croix, S. P. Khatri, R. Shastry, "Fast circuit simulation on graphics processing
units," Design Automation Conf. Asia and South Pacific, pp. 403-408, 2009.
[34] L. Zhu and C. E. Christoffersen, "Transient and Steady-State Analysis of Nonlinear RF and
Microwave Circuits," EURASIP Jou. on Wireless Communications and Networking, vol.
2006, issue-CMOS RF Circuits for Wireless Applications, pp. 1-11, 2006.
[35] LAMMDA, "Notes on MMIC design, LAMMDA", University of Massachusetts Amherst,
MA, USA.
[36] Louis A. Hageman, David M. Young, Applied Iterative Methods, 1981, New York: Academic
Press.
[37] M. G. Case, "Nonlinear transmission lines for picosecond pulse, impulse and millimeter-
wave harmonic generation", Ph.D Dissertation, Dept. of ECE, University of California,
Santa Barbara, 1993.
[38] M. B. Steer and C. E. Christoffersen, "Generalized circuit formulation for the transient
simulation of circuits using wavelet, convolution and time-marching techniques," Proc. of
the 15th European Conf. on Circuit Theory and Design,, pp. 205-208, 2001.
[39] M. Toda, "Nonlinear lattice and soliton theory" IEEE Trans, on Circuits and Systems, vol.
30, issue-8, pp. 542-554, 1983.
[40] M. J. W. Rodwell, M. Kamegawa, R. Yu, M. Case, E. Carman and K. S. Giboney, "GaAs
nonlinear transmission lines for picosecond pulse generation and millimeter-wave sampling,"
IEEE Trans, on Microwave Theory and Tech., vol. 39, issue-7, pp. 11941204, 1991.
[41] N. Balabanian and T. Bickart, Linear Network Thoery: Analysis, Properties, Design and
Synthesis, 1981, Matrix Publishers.
[42] Oapos, J. Dwyer, T. Donnell, "Choosing the relaxation parameter for the solution of nonlin-
earmagnetic field problems by the Newton-Raphson method," IEEE Trans, on Magnetics,
vol. 31, issue-3, pp. 1484-1487, 1995.
[43] P. J. C. Rodrigues, Computer-Aided Analysis of Nonlinear Microwave Circuits, 1998, Artech
House Pub.
BIBLIOGRAPHY 153
[44] P. Moylan, "Implications of Passivity in a Class of Nonlinear Systems" IEEE Trans, on
Automatic Control, vol. 19, issue-4, pp. 373-381, 1974.
[45] R. E. Poore, Agilent Technol., "GPU-accelerated time-domain circuit simulation," IEEE
Custom Integrated Circuits Conf. CICC '09, pp. 629-632, 2009.
[46] Richard S. Varga, Matrix Iterative Analysis, 2009, Springer Series in Computational Math-
ematics.
[47] R. R. Spencer and M. S. Ghausi, Introduction to Electronic Circuit Design, 2003, Prentice
Hall.
[48] R. Hirota and K. Suzuki, "Theoretical and experimental studies of lattice solitons in nonlinear
lumped networks," IEEE Proc. , vol. 61, pp. 1483-1491, 1973.
[49] R. Hirota and K. Suzuki, "Studies on lattice solitons by using electrical networks," Jou. of
the Physical Society, vol. 28, pp. 1366-1367, 1970.
[50] S. A. Maas, Nonlinear Microwave and RF Circuits, Second edition, 2003, Artech House Pub.
[51] S. Luniya, W. Batty, V. Caccamesi, M. Garcia, C. E. Christoffersen, S. Melamed, W. R.
Davis and M. Steer, "Compact Electrothermal Modeling of an X-band MMIC," IEEE Int.
Microwave Symp. Digest, pp. 651-654, 2006.
[52] Stefan Bilbao and Julius O. Smith, "Lecture on Wave Digital Filter," Center for Computer
Research in Music and Acoustics, CCRMA, Department of Music, Stanford University, 2007.
[53] S. Petrausch and R. Rabenstein, "Wave digital Filters with multiple nonlinearities," Proc.
of 12th European Signal Processing Conf. '04, 2004.
[54] T. Grasser, "Mixed-Mode Device Simulation," PhD Dissertation, Ins. for Microelec, Vienna
University of Technology, 1999.
[55] T. Felderhoff, "Jacobi's method for massive parallel wave digital filter algorithm," IEEE
Proc. Conf. on Acoustics, Speech, and Signal Processing, vol. 3, pp. 1621-1624, 1996.
BIBLIOGRAPHY 154
[56] U. Miekkala and O. Nevanlirma, "Convergence of dynamic iteration methods for initial value
problems," SIAM Jou. on Scientific and Statistical Computing., vol. 8, issue-4, pp. 459-482,
1987.
[57] V. Rizzoli, A. Lipparini, A. Costanzo, F. Mastri, C. Ceccetti, A. Neri and D. Masotti,
"State-of-the-Art Harmonic-Balance Simulation of Forced Nonlinear Microwave Circuits by
the Piecewise Technique," IEEE Trans, on Microwave Theory and Tech., vol. 40, issue- 1,
pp. 12-28, 1992.
[58] W Batty, C. E. Christoffersen, A. J. Panks, S. David, C. M. Snowden and M. B. Steer,
"Electro-Thermal CAD of Power Devices and Circuits with Fully Physical Time-Dependent
Compact Thermal Modelling of Complex Non Linear 3-D Systems," IEEE Trans, on Com-
ponents and Packaging Technology, vol. 34, issue-4, pp. 566-590, 2001.
[59] W. Weeks, A. Jimenez, G. Mahoney, D. Mehta, H. Qassemzadeh, T. Scott, "Algorithms for
ASTAPA network-analysis program," IEEE Trans, on Circuit Theory, vol 20, issue-6, pp.
628-634, 1973.
[60] http://en.wikipedia.org/wiki/FLOPS
